



QRR9904 QUALITY & RELIABILITY REPORT

January 1999 December 1999

EPROM, Flash Memory, EEPROM, NVRAM and SMARTCARD Products

INTRODUCTION

STMicroelectronics manufactures a wide range of memory types which include:

Non-volatile memories: Flash memory, UV EPROM, OTP EPROM and EEPROMs. EPROM products are manufactured in both 1.5µm NMOS and 0.8µm to 0.35µm CMOS technology; Flash memories in 0.8µm to 0.35µm CMOS technology; OTP EPROMs in 0.8µm to 0.35µm and EEPROMs in 1.2µm to 0.6µm CMOS technology.

Packages for non-volatile memories include both ceramic FDIP and plastic PDIP, PLCC, SO and TSOP.

Non-volatile RAM: ZEROPOWER and TIMEKEEPER ranges are manufactured in 1.2-0.7µm HCMOS technology.

SMARTCARD (ST16 based) products are manufactured in 0.7µm CMOS technology.

Packages for ZEROPOWER and TIMEKEEPER products use a modified PDIP or SO with an additional "top hat" assembly mounted above and containing a Lithium battery and optionally a quartz crystal. The battery and crystal are sealed in the plastic cap with a plastic resin.

The results presented in this quarterly report cover the tests made from January 1999 December 1999. Regular reports are issued each quarter with the last years cumulative results.

Director of
Memory Products Group
Quality Control & Reliability

Attilio PANCHIERI

Find the report to the ST web site at www.st.com

CONTENT

Table 1.	Final Average Outgoing Quality (AOQ)	pag.	5
Table 2.	Failure Rate Predictions (Fit)	pag.	6
Table 3.	NMOS E3/1.5µm Process UV EPROM Reliability Data, Die Related Tests	pag.	7
Table 4.	CMOS E5/0.6µm Process (–35% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	8
Table 5.	CMOS E6/0.6µm Process (–10% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	9
Table 6.	CMOS E6DM/0.6µm Process UV EPROM Reliability Data, Die Related Tests	pag.	10
Table 7.	CMOS E6DM/0.5µm Process (-15% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	11
Table 8.	CMOS E6/0.35µm Process (-30% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	12
Table 9.	CMOS E6/0.35µm Process (-30% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	13
Table 10.	UV EPROM Reliability Data, Package Related Tests (Ceramic Frit-Seal)	pag.	14
Table 11A.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	15
Table 11B.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	16
Table 12A.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	17
Table 12B.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	18
Table 13.	CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	19
Table 14A.	CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	20
Table 14B.	CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	21
Table 15.	CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	22
Table 16.	CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	23
Table 17.	CMOS E6/0.35µm Process (-30% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	24
Table 18.	CMOS E6/0.35µm Process (-30% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	25
Table 19A.	CMOS E6/0.35µm Process (–30% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	26
Table 19B.	CMOS E6/0.35µm Process (–30% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	27
Table 20.	CMOS T5/0.8µm Process (–20% upgrade) Flash Memory Reliability Data, Die Related Tests	pag.	28
Table 21.	CMOS T5/0.8µm Process (–20% upgrade) Flash Memory Reliability Data, Package Related Tests	pag.	29
Table 22A.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests	pag.	30
Table 22B.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests	pag.	31
Table 23A.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests	pag.	32
Table 23B.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests	pag.	33

Table 24.	CMOS T6X/0.35µm Process Flash Memory Reliability Data	pag. 34
Table 25.	CMOS T6X/0.35µm Process Flash Memory Reliability Data, Die Related Tests	pag. 35
Table 26.	CMOS F4/1.2µm Process EEPROM Reliability Data, Die Related Tests	pag. 36
Table 27.	CMOS F4/1.2µm Process EEPROM Reliability Data, Package Related Tests	pag. 37
Table 28A.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests	pag. 38
Table 28B.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests	pag. 39
Table 29A.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests	pag. 40
Table 29B.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests	pag. 41
Table 29C.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests	pag. 42
Table 30A.	CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Die Related Tests	pag. 43
Table 30B.	CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Die Related Tests	pag. 44
Table 31A.	CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Package Related Tests	pag. 45
Table 31B.	CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Package Related Tests	pag. 46
Table 32A.	CMOS F6-DP, 0,6µm Process EEPROM Reliability Data, Die Related Tests	pag. 47
Table 32B.	CMOS F6-DP, 0,6µm Process EEPROM Reliability Data, Package Related Tests	pag. 48
Table 33.	HCMOS S3/1.2µm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests	pag. 49
Table 34.	HCMOS S3/1.2mm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests	pag. 49
Table 35.	HCMOS 4DZ/0.8µm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests	pag. 50
Table 36.	HCMOS 4DZ/0.8mm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests	pag. 50
Table 37.	HCMOS 4DZS/0.7µm Process ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests	pag. 51
Table 38.	HCMOS 4DZS/0.7mm Process ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests	pag. 51
Table 39.	HCMOS 4PZ/0.6µm PROCESS ZEROPOWER SRAM Reliability Data, Die Related Tests	pag. 52
Table 40.	HCMOS 4PZ/0.6µm PROCESS ZEROPOWER SRAM Reliability Data, Package Related Tests	pag. 52
Table 41.	ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests	pag. 53
Table 42.	ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests	pag. 53
Table 43.	Statistical Process Control: CMOS E5/0.6µm Process (–35% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag. 54
Table 44.	Statistical Process Control: CMOS E6DM/0.5µm Process (–15% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line	pag. 55
Table 45.	Statistical Process Control: CMOS E6/0.6µm Process (–10% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag. 56
Table 46.	Statistical Process Control: CMOS E6/0.6µm Process (–10% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line	pag. 57

Table 47.	Statistical Process Control: CMOS E6/0.35µm Process (–30% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag. 58
Table 48.	Statistical Process Control: CMOS E6/0.35µm Process (–30% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line	pag. 59
Table 49.	Statistical Process Control: CMOS T5/0.8µm Process (–20% upgrade) Flash Memory, Agrate - Italy F8 Diffusion Line	pag. 60
Table 50A.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag. 61
Table 50B.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag. 62
Table 51A.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag. 63
Table 51B.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag. 64
Table 52A.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag. 65
Table 52B.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag. 66
Table 53A.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag. 67
Table 53B.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag. 68
Table 54.	Statistical Process Control: CMOS F6 0.6µm Process EEPROM Memory, Agrate - Italy F8 Diffusion Line	pag. 69
Table 55A.	Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line	pag. 70
Table 55B.	Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line	pag. 71
Table 56.	Statistical Process Control: UV EPROM Ceramic Frit-Seal Package Assembly Line, Singapore	pag. 72
Table 57.	Statistical Process Control: TSOP Package Assembly Line, Singapore	pag. 72
Table 58.	Statistical Process Control: PLCC Package Assembly Line, Singapore	pag. 72

Table 1. Final Average Outgoing Quality (AOQ)
January 1999 December 1999

Process	Electrical ppm				Visual ppm			
	1Q99	2Q99	3Q99	4Q99	1Q99	2Q99	3Q99	4Q99
UV EPROM CMOS NMOS	6 0	5 0	10 0	2 0	8 0	8 0	14 0	6 0
OTP EPROM CMOS	20	19	10	9	13	9	7	2
FLASH CMOS	3	2	1	0	12	10	6	8
NVRAM CMOS	0	0	0	0	5	0	6	3
EEPROM CMOS	2	5	2	2	11	5	5	5
SMARTCARD ⁽¹⁾	-	-	-	0	-	-	-	0

Note: 1. Devices in TQFP package.

Table 2. Failure Rate Predictions (Fit)
January 1999 December 1999

Process	Actual Device hrs		Temperature Activation Energy (eV)	Voltage Acceleration Factor	Equivalent hrs 55 °C (x 10 ⁶)	Life Test Failure	Failure Rate (Fit) Confidence Level	
	Dev. hrs (x 10 ⁶)	Temp. (°C)					60%	90%
UV EPROM								
CMOS E6 -10%	3.298	140	0.6	4.0	904	0	1.1	2.78
CMOS E6 -30%	2.268	140	0.6	4.0	622	0	1.47	3.70
OTP EPROM								
CMOS E6 -10%	2.730	140	0.6	4.0	707	0	1.29	3.26
CMOS E6-30%	1.190	140	0.6	4.0	308	0	2.96	7.40
FLASH								
CMOS T5 -20%	2.586	140	0.6	4.0	670	0	1.37	3.43
CMOS T6	10.183	140	0.6	4.6	3,025	0	0.30	0.76
CMOS T6X -35%	7.840	140	0.6	4.6	2,336	0	0.39	0.98
EEPROM								
CMOS F4S	2.319	140	0.6	3.0	545	0	1.68	4.22
CMOS F6SP	3.339	140	0.6	4.6	1,204	0	0.76	1.91
NVRAM								
HCMOS S3	1.376	100	0.7	64	1,761	0	0.52	1.31
HCMOS 4DZ	1.583	125	0.7	6.0	731	0	1.25	3.15

Table 3. NMOS E3/1.5µm Process UV EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M2764A		M27128		M27512	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 48 hrs – 168 hrs – 500 hrs – 1000 hrs	620	0	80	0	80	0
			620	0	80	0	80	0
			620	0	80	0	80	0
			620	0	80	0	80	0
Retention Bake	1008	250°C, – 48 hrs – 168 hrs – 500 hrs	620	0	80	0	520	0
			620	0	80	0	80	0
			620	0	80	0	80	0
			620	0	80	0	80	0

Table 4. CMOS E5/0.6µm Process (–35% upgrade) UV EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C801 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,						
		– 48 hrs	2,797	0	5,412	0	80	0
		– 168 hrs	230	0	400	0	80	0
		– 500 hrs	230	0	400	0	80	0
		– 1000 hrs	230	0	400	0	80	0
Retention Bake	1008	250°C,						
		– 48 hrs	230	0	400	0	80	0
		– 168 hrs	230	0	400	0	80	0
		– 500 hrs	230	0	400	0	80	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 5. CMOS E6/0.6µm Process (–10% upgrade) UV EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C1024 (F)		M27C2001 (F)		M27C4001 (F)		M27C4002 (F)		M27C801 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,												
		– 48 hrs	852	0	80	0	635	0	2,568	0	945	0	7,403	0
		– 168 hrs	460	0	80	0	320	0	790	0	630	0	550	0
		– 500 hrs	460	0	80	0	320	0	790	0	630	0	550	0
		– 1000 hrs	460	0	80	0	320	0	710	0	630	0	550	0
Retention Bake	1008	250°C,												
		– 48 hrs	460	0	80	0	320	0	790	0	630	0	550	0
		– 168 hrs	460	0	80	0	320	0	790	0	630	0	550	0
		– 500 hrs	460	0	80	0	320	0	790	0	630	0	550	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 6. CMOS E6DM/0.6µm Process UV EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C4001 (F)		M27C800 (F)		M27C160 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,						
		– 48 hrs	-	-	2,396	0	2,715	0
		– 168 hrs	-	-	-	-	70	0
		– 500 hrs	-	-	-	-	70	0
		– 1000 hrs	-	-	-	-	70	0
Retention Bake	1008	250°C,						
		– 48 hrs	-	-	-	-	70	0
		– 168 hrs	-	-	-	-	70	0
		– 500 hrs	-	-	-	-	70	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 7. CMOS E6DM/0.5µm Process (-15% upgrade) UV EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C160 (F)	
			Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 48 hrs – 168 hrs – 500 hrs – 1000 hrs	12,217	0
			480	0
			400	0
			320	0
Retention Bake	1008	250°C, – 48 hrs – 168 hrs – 500 hrs	450	0
			450	0
			400	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 8. CMOS E6/0.35µm Process (-30% upgrade) UV EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (F)		M27C512 (F)		M27C1001 (F)		M27C1024 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,								
		– 48 hrs	1,532	0	1,093	0	699	0	317	0
		– 168 hrs	560	0	400	0	160	0	240	0
		– 500 hrs	480	0	320	0	160	0	240	0
		– 1000 hrs	400	0	240	0	80	0	160	0
Retention Bake	1008	250°C,								
		– 48 hrs	560	0	400	0	160	0	240	0
		– 168 hrs	560	0	400	0	160	0	240	0
		– 500 hrs	480	0	320	0	160	0	240	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 9. CMOS E6/0.35µm Process (-30% upgrade) UV EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C2001 (F)		M27C4002 (F)		M27C801 (F)		M27C320 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,								
		– 48 hrs	703	0	160	0	8,887	0	80	0
		– 168 hrs	-	-	160	0	480	0	80	0
		– 500 hrs	-	-	80	0	480	0	80	0
		– 1000 hrs	-	-	80	0	480	0	80	0
Retention Bake	1008	250°C,								
		– 48 hrs	80	0	160	0	480	0	80	0
		– 168 hrs	80	0	160	0	480	0	80	0
		– 500 hrs	-	-	80	0	480	0	80	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 10. UV EPROM Reliability Data, Package Related Tests (Ceramic Frit-Seal)
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	Samp.	Fail
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	3,780 3,700 3,380	0 0 0
– Fine Leak – Gross Leak	1014 1014	Test Condition A1 Test Condition C1		
Solderability	2003	245°C, 5sec, Precondition Steam, 1hr	1,180	0

Table 11A. CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C516 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	300	0	540	0	-	-
			300	0	540	0	-	-
			300	0	540	0	-	-
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	300	0	540	0	-	-
			300	0	540	0	-	-
			300	0	540	0	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 11B. CMOS E5/0.6μm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (D)		M27C1024 (D)		M27C2001 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	60	0	-	-	-	-
			60	0	-	-	-	-
			60	0	-	-	-	-
			60	0	-	-	-	-
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	60	0	-	-	-	-
			60	0	-	-	-	-
			60	0	-	-	-	-
			60	0	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 12A. CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C516 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	300 300 300	0 0 0	540 540 540	0 0 0	- - -	- - -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	125 125 125 -	0 0 0 -	225 225 225 -	0 0 0 -	- - - -	- - - -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	300 300 300 300	0 0 0 0	540 540 540 540	0 0 0 0	- - - -	- - - -
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	240 240 240	0 0 0	360 360 360	0 0 0	- - -	- - -
Solderability								
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 12B)					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	(See cumulative data on Table 12B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 12B. CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (D)		M27C1024 (D)		M27C2001 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	60 60 60	0 0 0	- - -	- - -	- - -	- - -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	25 25 25 -	0 0 0 -	- - - -	- - - -	- - - -	- - - -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	60 60 60 60	0 0 0 0	- - - -	- - - -	- - - -	- - - -
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	60 60 60	0 0 0	- - -	- - -	- - -	- - -
Solderability								
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 728/0					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 82/0					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 13. CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C1024 (F)		M27C2001 (F)		M27C4001 (F)		M27C4002 (F)		M27C801 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,												
		– 168 hrs	1,250	0	350	0	120	0	720	0	300	0	120	0
		– 500 hrs	1,190	0	350	0	120	0	660	0	300	0	120	0
		– 1000 hrs	1,130	0	350	0	120	0	660	0	300	0	120	0
Retention Bake	1008	150°C,												
		– 168 hrs	1,350	0	350	0	120	0	720	0	300	0	120	0
		– 500 hrs	1,290	0	350	0	120	0	660	0	300	0	120	0
		– 1000 hrs	1,230	0	350	0	120	0	660	0	300	0	120	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 14A. CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C1024 (F)		M27C2001 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	1,250 1,190 1,130	0 0 0	350 350 350	0 0 0	120 120 120	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	520 520 470 25	0 0 0 0	145 145 145 -	0 0 0 -	50 50 50 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,190 1,190 1,130 1,130	0 0 0 0	350 350 350 350	0 0 0 0	120 120 120 120	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	1,130 1,130 1,009	0 0 0	350 350 350	0 0 0	120 120 120	0 0 0
Solderability								
– PLCC Package	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 14B)					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	(See cumulative data on Table 14B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 14B. CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C4001 (F)		M27C4002 (F)		M27C801 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	720 660 660	0 0 0	300 300 300	0 0 0	120 120 120	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	300 300 300 50	0 0 0 0	125 125 125 25	0 0 0 0	50 50 50 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	660 660 660 660	0 0 0 0	300 300 300 300	0 0 0 0	120 120 120 120	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	600 600 600	0 0 0	300 300 300	0 0 0	120 120 120	0 0 0
Solderability – PLCC Package – PDIP Package	CECC 90,000 2003	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs 245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 292/0					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 15. CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C160 (F)	
			Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs		
			180	0
			180	0
			180	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs		
			180	0
			180	0
			180	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 16. CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C160 (F)	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	- - -	- - -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	180 180 180 180	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	120 120 120	0 0 0
Solderability				
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 14B)	
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	(See cumulative data on Table 14B)	

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 17. CMOS E6/0.35µm Process (-30% upgrade) OTP EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256B		M27C512		M27C1001	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	480	0	240	0	240	0
			420	0	120	0	180	0
			300	0	120	0	180	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	420	0	240	0	240	0
			360	0	120	0	180	0
			300	0	60	0	180	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 18. CMOS E6/0.35µm Process (-30% upgrade) OTP EPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1024		M27C2001		M27C800	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	420	0	120	0	60	0
			360	0	120	0	60	0
			300	0	60	0	60	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	420	0	120	0	60	0
			360	0	120	0	60	0
			300	0	60	0	60	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 19A. CMOS E6/0.35µm Process (–30% upgrade) OTP EPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256B		M27C512		M27C1001	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	480 420 300	0 0 0	240 120 60	0 0 0	240 180 180	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	200 200 175 -	0 0 0 -	100 100 75 -	0 0 0 -	100 100 75 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	420 420 360 360	0 0 0 0	180 180 120 60	0 0 0 0	180 180 180 180	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	360 360 360	0 0 0	180 120 60	0 0 0	180 180 180	0 0 0
Solderability								
– PLCC Package	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 19B)					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	(See cumulative data on Table 19B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 19B. CMOS E6/0.35µm Process (–30% upgrade) OTP EPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1024		M27C2001		M27C800	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	420 360 300	0 0 0	120 120 60	0 0 0	60 60 60	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	175 175 150 -	0 0 0 -	50 50 50 -	0 0 0 -	25 25 25 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	360 360 300 240	0 0 0 0	120 120 120 60	0 0 0 0	60 60 60 60	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	360 300 240	0 0 0	120 120 60	0 0 0	60 60 60	0 0 0
Solderability								
– PLCC Package	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 744/0					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 86/0					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 20. CMOS T5/0.8µm Process (–20% upgrade) Flash Memory Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F256 (B)		M28F512 (B)		M28F101 (B)		M28F102 (B)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz,								
		– 24 hrs	-	-	2,517	0	3,563	0	8,687	0
		– 168 hrs	-	-	1,855	0	1,835	0	2,150	0
		– 500 hrs	-	-	480	0	710	0	590	0
		– 1000 hrs	-	-	480	0	590	0	530	0
Retention Bake ⁽¹⁾	1008	150°C,								
		– 168 hrs	-	-	480	0	650	0	650	0
		– 500 hrs	-	-	480	0	650	0	590	0
		– 1000 hrs	-	-	480	0	590	0	530	0
Retention Bake	1008	250°C,								
		– 168 hrs	-	-	-	-	376	0	60	0
		– 500 hrs	-	-	-	-	376	0	60	0
		– 1000 hrs	-	-	-	-	376	0	-	-
Write/Erase Cycling		1,000 cycles	32	0	1,841	0	2,432	0	3,003	0
		10,000 cycles	-	-	-	-	480	0	-	-
Retention Bake	1008	150°C, 36 hrs	32	0	1,841	0	1,952	0	3,003	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

2. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 21. CMOS T5/0.8µm Process (–20% upgrade) Flash Memory Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F256 (B)		M28F512 (B)		M28F101 (B)		M28F102 (B)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	- - -	- - -	480 480 480	0 0 0	710 710 650	0 0 0	650 590 530	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -	200 200 200 200	0 0 0 0	300 300 300 240	0 0 0 0	270 270 270 245	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -	480 480 480 480	0 0 0 0	710 710 710 650	0 0 0 0	590 590 590 530	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	- - -	- - -	420 420 420	0 0 0	620 620 620	0 0 0	590 590 530	0 0 0
Solderability										
– TSOP/PLCC Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 375/0							
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 70/0							

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 22A. CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F201 (B)		M28F210 (C) M28F211 (C) M28F220 (C)		M28F411 (C) M28F410 (C) M28F420 (C)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz,	4,410	0	32,700	0	3,405	0
		– 24 hrs	-	-	600	0	-	-
		– 168 hrs	-	-	540	0	-	-
		– 500 hrs	-	-	480	0	-	-
Retention Bake ⁽¹⁾	1008	150°C,	-	-	600	0	-	-
		– 168 hrs	-	-	540	0	-	-
		– 500 hrs	-	-	480	0	-	-
		– 1000 hrs	-	-	-	-	-	-
Retention Bake	1008	250°C,	-	-	-	-	-	-
		– 168 hrs	-	-	-	-	-	-
		– 500 hrs	-	-	-	-	-	-
		– 1000 hrs	-	-	-	-	-	-
Write/Erase Cycling		1,000 cycles	512	0	3,904	0	448	0
		10,000 cycles	-	-	-	-	-	-
		100,000 cycles	-	-	-	-	-	-
Retention Bake	1008	150°C, 36 hrs	512	0	3,904	0	448	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 22B. CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F102 M29F105		M29F002		M29F200 M29F100		M29F040 (C) M29W040		M29F400 M29W400	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz,										
		– 24 hrs	149,160	0	38,160	0	15,105	0	31,561	0	32,343	0
		– 168 hrs	1,000	0	360	0	300	0	470	0	240	0
		– 500 hrs	1,000	0	360	0	300	0	470	0	240	0
		– 1000 hrs	1,000	0	360	0	300	0	470	0	240	0
Retention Bake ⁽¹⁾	1008	150°C,										
		– 168 hrs	940	0	360	0	300	0	415	0	240	0
		– 500 hrs	940	0	360	0	300	0	415	0	240	0
		– 1000 hrs	940	0	360	0	300	0	415	0	240	0
Retention Bake	1008	250°C,										
		– 168 hrs	120	0	126	0	51	0	617	0	162	0
		– 500 hrs	120	0	126	0	51	0	617	0	162	0
		– 1000 hrs	120	0	66	0	51	0	617	0	162	0
Write/Erase Cycling		1,000 cycles	18,881	0	4,064	0	1,851	0	4,443	0	4,625	0
		10,000 cycles	671	0	-	-	-	-	640	0	384	0
		100,000 cycles	63	0	-	-	-	-	320	0	224	0
		200,000 cycles	-	-	-	-	-	-	63	0	60	0
Retention Bake	1008	150°C, 36 hrs	18,210	0	4,064	0	1,851	0	3,803	0	4,241	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 23A. CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F201 (B)		M28F211 (C) M28F210 (C) M28F220 (C)		M28F411 (C) M28F410 (C) M28F420 (C)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	- - - -	- - - -	990 930 900 -	0 0 0 -	- - - -	- - - -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -	250 250 250 200	0 0 0 0	- - - -	- - - -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -	480 480 480 480	0 0 0 0	- - - -	- - - -
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	- - -	- - -	540 540 480	0 0 0	- - -	- - -
Solderability – TSOP/SO Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 23B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 23B. CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F102 M29F105		M29F002		M29F200 M29F100		M29F040 (C) M29W040		M29F400 M29W400	
			Fail	Fail	Samp.	Fail	Samp.	Samp.	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	1,000 1,000 1,000	0 0 0	360 360 360	0 0 0	300 300 300	0 0 0	470 470 470	0 0 0	240 240 240	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	415 415 415 365	0 0 0 0	150 150 150 150	0 0 0 0	125 125 125 125	0 0 0 0	200 200 200 170	0 0 0 0	100 100 100 100	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,000 1,000 1,000 1,000	0 0 0 0	325 325 325 325	0 0 0 0	300 300 300 300	0 0 0 0	470 470 470 470	0 0 0 0	240 240 240 240	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	880 880 880	0 0 0	360 360 360	0 0 0	300 300 300	0 0 0	470 470 405	0 0 0	240 240 240	0 0 0
Solderability – TSOP/SO Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 532/0									

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 24. CMOS T6X/0.35µm Process Flash Memory Reliability Data
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F010 M29F102 M29F512		M29F040 M29F400		M29F800 M29F080		M29W800 M29W008	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,								
		– 24 hrs	62,482	0	14,985	0	22,445	0	150,631	0
		– 168 hrs	480	0	240	0	420	0	1,066	0
		– 500 hrs	420	0	180	0	420	0	996	0
		– 1000 hrs	360	0	120	0	300	0	900	0
Retention Bake	1008	150°C,								
		– 168 hrs	480	0	240	0	420	0	1,527	0
		– 500 hrs	420	0	180	0	420	0	1,467	0
		– 1000 hrs	360	0	120	0	300	0	1,177	0
Retention Bake	1008	250°C,								
		– 168 hrs	-	-	60	0	91	0	366	0
		– 500 hrs	-	-	60	0	91	0	366	0
		– 1000 hrs	-	-	60	0	91	0	278	0
Write/Erase Cycling		1,000 cycles	10,581	0	3,195	0	3,643	0	20,841	0
		10,000 cycles	270	0	192	0	123	0	723	0
		100,000 cycles	110	0	96	0	63	0	154	0
		200,000 cycles	50	0	-	-	-	-	128	0
		1,000,000 cycles	50	0	-	-	-	-	64	0
Retention Bake	1008	150°C, 36 hrs	10,311	0	3,003	0	3,520	0	20,118	0

Table 25. CMOS T6X/0.35µm Process Flash Memory Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F010 M29F102 M29F512		M29F040 M29F400		M29F800 M29F080		M29W800 M29W008	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85% V _{CC} = 5V – 168 hrs – 500 hrs – 1000 hrs	480 420 360	0 0 0	240 180 120	0 0 0	420 420 300	0 0 0	990 930 900	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V – 48 hrs – 96 hrs – 168 hrs – 240 hrs	200 200 200 175	0 0 0 0	100 100 100 75	0 0 0 0	175 175 175 175	0 0 0 0	421 421 421 396	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	420 420 420 420	0 0 0 0	180 180 180 120	0 0 0 0	420 420 420 420	0 0 0 0	945 945 945 945	0 0 0 0
Temperature Cycling	1010	65°C to 150°C, – 100 cycles – 500 cycles – 1000 cycles	420 420 415	0 0 0	240 180 180	0 0 0	420 420 420	0 0 0	885 885 881	0 0 0

Table 26. CMOS F4/1.2µm Process EEPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST93Cxxx	
			Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, – 24 hrs – 168 hrs – 500 hrs – 1000 hrs	4,400 800 800 80	0 0 0 0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	450 450 450	0 0 0
Write/Erase Cycling		100,000 cycles 1,000,000 cycles	1,067 -	0 -
Retention Bake	1008	150°C, 168 hrs	-	-

Table 27. CMOS F4/1.2µm Process EEPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST93Cxxx	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	520 520 520	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,250 1,250 1,250 600	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles –40 to 150°C, – 500 cycles – 1000 cycles	1,250 600 - -	0 0 - -
Soderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 32B) (See cumulative data on Table 32B)	
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 32B)	

Table 28A. CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C01 ST24W01		ST24C02 ST24W02		ST24C04 ST24W04		ST24C08		ST24C16 ST25C16		ST24LC21	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,												
		– 24 hrs	960	0	2,400	0	2,320	0	-	-	1,440	0	-	-
		– 168 hrs	160	0	400	0	320	0	-	-	240	0	-	-
		– 500 hrs	160	0	400	0	320	0	-	-	240	0	-	-
		– 1000 hrs	-	-	-	-	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C,												
		– 168 hrs	100	0	250	0	250	0	-	-	330	0	-	-
		– 500 hrs	100	0	250	0	250	0	-	-	330	0	-	-
		– 1000 hrs	100	0	250	0	250	0	-	-	330	0	-	-
Write/Erase Cycling		100,000 cycles	3,165	0	5,709	2 (a)	6,640	2 (a)	2,516	3 (a)	9,330	7 (a)	2,912	1 (a)
		1,000,000 cycles	-	-	-	-	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-	-	-	-	-

Note: a. Single bit fail.

Oxide quality improvements are addressed in two directions:

– Continuous quality improvement by fab task force.

– “Build in” robustness through product and process design.

Table 28B. CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M93C06		M93C46 M93S46		M93C56 M93S56		M93C66 M93S66		M28C16 (F)		M28C64D M28C64	
			Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,												
		– 24 hrs	-	-	4,920	0	-	-	1,920	0	320	0	560	0
		– 168 hrs	-	-	880	0	-	-	320	0	320	0	560	0
		– 500 hrs	-	-	880	0	-	-	320	0	320	0	560	0
		– 1000 hrs	-	-	-	-	-	-	-	-	320	0	560	0
Retention Bake	1008	150°C,												
		– 168 hrs	-	-	550	0	-	-	200	0	-	-	-	-
		– 500 hrs	-	-	550	0	-	-	200	0	-	-	-	-
		– 1000 hrs	-	-	550	0	-	-	200	0	-	-	-	-
Write/Erase Cycling		100,000 cycles	1,397	1 (a)	8,411	1 (a)	2,927	2 (a)	1,891	0	-	-	-	-
		1,000,000 cycles	-	-	-	-	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-	-	-	-	-

Note: a. Single bit fail.

Oxide quality improvements are addressed in two directions:

– Continuous quality improvement by fab task force.

– “Build in” robustness through product and process design.

Table 29A. CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C01 ST24W01		ST24C02 ST24W02		ST24C04 ST24W04		ST24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	160	0	280	0	200	0	-	-
			160	0	280	0	200	0	-	-
			160	0	280	0	200	0	-	-
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	450	0	950	0	550	0	100	0
			450	0	950	0	550	0	100	0
			450	0	950	0	550	0	100	0
			200	0	400	0	250	0	-	-
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles	400	0	800	0	450	0	100	0
			200	0	400	0	200	0	-	-
		–40 to 150°C, – 500 cycles – 1000 cycles	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 32B) (See cumulative data on Table 32B)							
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 32B)							

Table 29B. CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C16 ST25C16		M93C46 M93S46	
			Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	380 380 380	0 0 0	200 200 200	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,610 1,610 1,610 580	0 0 0 0	800 800 800 250	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 500 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	350 350 180 180 - -	0 0 0 0 - -	800 200 - - - -	0 0 - - - -
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 32B) (See cumulative data on Table 32B)			
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 32B)			

Table 29C. CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M93C56 M93S56		M93C66 M93S66		M28C16F		M28C64 M28C64D	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	40 40 40	0 0 0	160 160 160	0 0 0	200 200 200	0 0 0	350 350 350	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	250 250 250 100	0 0 0 0	450 450 450 200	0 0 0 0	200 200 200 200	0 0 0 0	700 700 700 550	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 500 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	250 100 - -	0 0 - -	450 200 - -	0 0 - -	200 200 200 200	0 0 0 0	500 500 500 500	0 0 0 0
Solderability – PDIP Package – SO Package – PLCC Package – TSOP Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 32B) (See cumulative data on Table 32B) (See cumulative data on Table 32B) (See cumulative data on Table 32B)							
Resistance to Surface Mount: – SO Package – TSOP Package – PLCC Package			(See cumulative data on Table 32B) (See cumulative data on Table 32B) (See cumulative data on Table 32B)							

Table 30A. CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C01		M24C02/M34C02		M24C04		M24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, – 24 hrs – 168 hrs – 500 hrs – 1000 hrs	2,400	0	480	0	2,880	0	480	0
			400	0	80	0	480	0	80	0
			400	0	80	0	480	0	80	0
			-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	250	0	50	0	300	0	50	0
			250	0	50	0	300	0	50	0
			250	0	50	0	300	0	50	0
			-	-	-	-	-	-	-	-
Write/Erase Cycling		100,000 cycles 1,000,000 cycles	7,612 -	0 -	17,892 -	2 (a) -	12,461 -	3 (a) -	20,356 -	5 (a) -
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-

Note: a. Single bit fail.

Oxide quality improvements are addressed in two directions:

- Continuous quality improvement by fab task force.
- “Build in” robustness through product and process design.

Table 30B. CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C16 M25C16		M24C32		M24C64		M28C64	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,								
		– 24 hrs	5,280	0	4,800	0	480	0	4,960	0
		– 168 hrs	880	0	800	0	80	0	4,960	0
		– 500 hrs	880	0	800	0	80	0	2,320	0
		– 1000 hrs	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C,								
		– 168 hrs	760	0	850	0	50	0	-	-
		– 500 hrs	760	0	850	0	50	0	-	-
		– 1000 hrs	760	0	850	0	50	0	-	-
Write/Erase Cycling		100,000 cycles	9,079	3 (a)	24,268	7 (a)	6,171	3 (a)	-	-
		1,000,000 cycles	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-

Note: a. Single bit fail.

Oxide quality improvements are addressed in two directions:

– Continuous quality improvement by fab task force.

– “Build in” robustness through product and process design.

Table 31A. CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C01		M24C02		M24C04		M24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	40 40 40	0 0 0	40 40 40	0 0 0	240 240 240	0 0 0	480 80 80	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	600 600 600 100	0 0 0 0	750 750 750 50	0 0 0 0	1,500 1,500 1,500 350	0 0 0 0	1,000 1,000 1,000 150	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles –40 to 150°C, – 500 cycles – 1000 cycles	600 100 - -	0 0 - -	700 50 - -	0 0 - -	1,500 350 - -	0 0 - -	1,000 150 - -	0 0 - -
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 32B) (See cumulative data on Table 32B)							
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 32B)							

Table 31B. CMOS F6-SP, 0,6µm Process EEPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C16 M25C16		M24C32		M24C64		M28C64	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	420	0	200	0	-	-	3,280	0
			420	0	200	0	-	-	3,280	0
			420	0	200	0	-	-	1,540	0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,380	0	300	0	-	-	3,050	0
			1,380	0	300	0	-	-	3,050	0
			1,380	0	300	0	-	-	3,050	0
			480	0	250	0	-	-	1,750	0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 500 cycles – 1000 cycles	1,080	0	300	0	-	-	2,950	0
			480	0	250	0	-	-	2,950	0
			180	0	-	-	-	-	2,950	0
			180	0	-	-	-	-	1,500	0
		–40 to 150°C, – 500 cycles – 1000 cycles	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Solderability – PDIP Package – SO Package – PLCC Package – TSOP Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 32B) (See cumulative data on Table 32B)							
Resistance to Surface Mount: – PDIP Package – SO Package – TSOP Package – TSSOP Package – PLCC Package			(See cumulative data on Table 32B) (See cumulative data on Table 32B) (See cumulative data on Table 32B) (See cumulative data on Table 32B) (See cumulative data on Table 32B)							

Table 32A. CMOS F6-DP, 0,6µm Process EEPROM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24128		M24256		M28256	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,						
		– 24 hrs	1,410	0	640	0	880	0
		– 168 hrs	210	0	240	0	880	0
		– 500 hrs	210	0	240	0	880	0
		– 1000 hrs	-	-	80	0	400	0
Retention Bake	1008	150°C,						
		– 168 hrs	320	0	50	0	-	-
		– 500 hrs	320	0	50	0	-	-
		– 1000 hrs	320	0	50	0	-	-
Write/Erase Cycling		100,000 cycles	-	-	90	0	-	-
		1,000,000 cycles	-	-	-	-	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-

Table 32B. CMOS F6-DP, 0,6µm Process EEPROM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24128		M24256		M28256	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	220 220 220	0 0 0	90 90 90	0 0 0	580 580 280	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	280 280 280 230	0 0 0 0	550 550 550 300	0 0 0 0	350 350 350 350	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 500 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	230 180 180 180 - -	0 0 0 0 - -	300 300 50 50 - -	0 0 0 0 - -	550 550 550 250 - -	0 0 0 0 - -
Solderability – PDIP Package – SO Package – PLCC Package – TSOP Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 25/0 Cumulative Sample/Fail = 216/0 Cumulative Sample/Fail = 25/0 Cumulative Sample/Fail = 25/0					
Resistance to Surface Mount: – SO Package – TSOP Package – TSSOP Package – PLCC Package			Cumulative Sample/Fail = 16,510/0 Cumulative Sample/Fail = 2,450/0 Cumulative Sample/Fail = 150/0 Cumulative Sample/Fail = 2,250/0					

Table 33. HCMOS S3/1.2μm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T08 M48T18	
			Samp.	Fail
Operating Life Test	1005	125°C, $V_{CC} = 7V$, $f = 1MHz$, – 168 hrs – 500 hrs – 1000 hrs	1,978 1,247 1,242	0 0 0

Table 34. HCMOS S3/1.2μm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T08 M48T18	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, $V_{CC} = 5V$, – 168 hrs – 500 hrs – 1000 hrs	846 766 688	1 (b) 1 (b) 1 (b)
Temperature Cycling Caphat	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	879 478 -	0 1 (a) -

Note: a. Negative battery lead detached from battery. Corrective actions implemented from Rayovac.

Note: b. Units were over welded. (First samples from weld conversion. Corrections were implemented.)

Table 35. HCMOS 4DZ/0.8 μ m Process ZEROPOWER NVRAM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T59	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs		
			1,796	0
			1,770	0
			1,388	0

Table 36. HCMOS 4DZ/0.8 μ m Process ZEROPOWER NVRAM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T59	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs		
			616	0
			539	0
			539	0
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs		
			-	-
			-	-
			-	-
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles		
			640	0
			480	0
			480	0

Table 37. HCMOS 4DZS/0.7 μ m Process ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T37 (5V)	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs		
			450	0
			360	0
			360	0

Note: a. Single bit Failure

Table 38. HCMOS 4DZS/0.7 μ m Process ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T37 (5V)	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs		
			200	0
			200	0
			160	0
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs		
			-	-
			-	-
			-	-
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles		
			200	0
			200	0
			200	0

Table 39. HCMOS 4PZ/0.6μm PROCESS ZEROPOWER SRAM Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z35	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs	1,980 778 598	1 (a) 0 0

Note: a. A particle-induced gate-oxide breakdown in an n-channel gate of the control decode circuitry causing elevated current.

Table 40. HCMOS 4PZ/0.6μm PROCESS ZEROPOWER SRAM Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z35	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	- - -	- - -
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs	66 66 -	0 0 -
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	179 179 179	0 0 0

Table 41. ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z128 M48Z30	
			Samp.	Fail
Operating Life Test	1005	125°C, $V_{CC} = 6V$, $f = 1MHz$, – 168 hrs – 500 hrs – 1000 hrs		
			625	0
			625	0
			535	0

Table 42. ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests
January 1999 December 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z128 M48Z30	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, $V_{CC} = 5V$, – 168 hrs – 500 hrs – 1000 hrs		
			227	0
			198	0
			173	0
Hast	CECC 90,000	130°C, RH = 85%, $V_{CC} = 5V$, – 96 hrs – 168 hrs – 240 hrs		
			-	-
			-	-
			-	-
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles		
			596	0
			414	0
			294	0

Table 43. Statistical Process Control: CMOS E5/0.6µm Process (~35% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	2.12	2.20	1.99	(*)
Silicon Nitride Thickness	1.9	2.13	1.69	(*)
Field Oxide Thickness	2.13	1.98	2.10	(*)
Gate Oxide Thickness	1.62	1.72	1.67	(*)
Interpoly Oxide Thickness	1.76	2.00	2.15	(*)
Intermediate Dielectric Thickness	1.73	1.74	1.70	(*)
Polysilicon 1 Thickness	2.54	2.41	2.46	(*)
Active Area Critical Dimensions	2.58	1.42	1.43	(*)
Policide Critical Dimensions	2.13	1.68	1.55	(*)

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	2.31	1.40	4.65	(*)
VT P-Channel Square Tr.	2.22	1.40	2.75	(*)
VT Natural Square Tr.	2.88	3.86	3.41	(*)
VT Memory Cell	1.8	2.26	2.03	(*)
I _{DON} N-Channel	2.79	2.30	2.29	(*)
N+ Active Area Contact Chain	8.1	8.71	9.29	(*)
AL-W Silicide Contact Chain Resistance	2.46	4.32	4.25	(*)

Note: (*) No production data during 4Q99.

Table 44. Statistical Process Control: CMOS E6DM/0.5µm Process (–15% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	2.06	3.05	2.35	2.76
Silicon Nitride Thickness	1.81	1.49	1.36	1.33
Field Oxide Thickness	1.62	1.60	1.57	1.78
Gate Oxide Thickness	2.3	1.81	2.09	2.12
Interpoly Oxide Thickness	2.04	2.5	1.80	1.85
Intermediate Dielectric Thickness	1.89	1.92	2.10	1.88
Polysilicon 1 Thickness	1.63	1.33	2.86	2.86
Active Area Critical Dimensions	1.36	1.61	1.71	1.56
Policide Critical Dimensions	1.84	1.33	1.38	0.95 ⁽¹⁾

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	2.11	1.42	1.87	2.2
VT P-Channel Square Tr.	1.71	2.01	2.35	1.81
VT Natural Square Tr.	3.06	3.60	4.10	4.53
VT Memory Cell	1.56	1.37	1.34	4.59
I _{DON} N-Channel	5.01	3.46	3.52	4.97
N+ Active Area Contact Chain	10.7	5.60	7.01	5.67
AL-W Silicide Contact Chain Resistance	4.68	4.83	2.36	2.38

Note: 1. Fine tuning of measurement equipment software in progress.

Table 45. Statistical Process Control: CMOS E6/0.6µm Process (~10% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	2.12	2.23	2.16	2.45
Silicon Nitride Thickness	1.57	1.38	2.11	1.85
Field Oxide Thickness	3.66	4.75	3.59	4.39
Gate Oxide Thickness	1.62	1.72	1.41	1.95
Interpoly Oxide Thickness	1.76	2.00	2.86	2.31
Intermediate Dielectric Thickness	1.73	1.72	1.95	1.52
Polysilicon 1 Thickness	2.54	2.39	2.52	2.86
Active Area Critical Dimensions	2.63	1.56	2.06	3.44
Policide Critical Dimensions	1.74	1.58	1.40	1.77

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel 10 x 10µm	2.20	3.38	3.16	5.20
VT P-Channel 10 x 10µm	2.47	2.45	1.78	3.78
VT Natural 10 x 10µm	2.53	2.58	5.67	5.34
VT Memory Cell 0.65 x 0.65µm	1.55	1.63	2.34	1.50
I _{DON} N-Channel 10 x 10µm	2.91	2.74	1.82	2.81
N+ Active Area Contact Chain	4.89	4.92	4.20	4.39
AL-W Silicide Contact Chain Resistance	3.32	4.16	1.85	4.82

Table 46. Statistical Process Control: CMOS E6/0.6µm Process (~10% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	1.51	1.52	1.65	1.38
Silicon Nitride Thickness	1.38	1.49	1.36	1.78
Field Oxide Thickness	1.64	1.60	1.57	1.34
Gate Oxide Thickness	2.3	1.81	2.09	2.12
Interpoly Oxide Thickness	1.73	1.60	1.61	1.47
N-Well Oxidation	3.24	4.23	3.35	2.62
Polysilicon 1 Thickness	1.81	1.97	1.85	1.33
Active Area Critical Dimensions	1.36	3.16	3.02	1.81
Policide Critical Dimensions	1.84	2.17	1.52	1.43

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	5.06	3.67	4.63	3.97
VT P-Channel Square Tr.	2.49	3.04	3.41	3.62
VT Natural Square Tr.	2.62	2.48	2.9	4.10
VT Memory Cell	1.42	1.59	1.86	2.05
I _{DON} N-Channel	3.16	3.48	4.07	3.20
N+ Active Area Contact Chain	7.87	5.70	8.92	6.20
AL-W Silicide Contact Chain Resistance	2.3	2.70	2.73	3.24

Table 47. Statistical Process Control: CMOS E6/0.35µm Process (~30% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	-	-	1.95	2.81
Silicon Nitride Thickness	-	-	1.84	1.73
Field Oxide Thickness	-	-	3.43	3.81
Gate Oxide Thickness	-	-	1.83	1.77
Interpoly Oxide Thickness	-	-	2.86	2.31
N-Well Oxidation	-	-	1.85	1.52
Polysilicon 1 Thickness	-	-	2.83	2.51
Active Area Critical Dimensions	-	-	(*)	3.34
Policide Critical Dimensions	-	-	1.97	2.62

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	-	-	3.99	4.72
VT P-Channel Square Tr.	-	-	1.56	1.96
VT Natural Square Tr.	-	-	3.06	4.95
VT Memory Cell	-	-	1.35	1.33
I _{DON} N-Channel	-	-	5.41	4.90
N+ Active Area Contact Chain	-	-	10.42	13.24
AL-W Silicide Contact Chain Resistance	-	-	9.93	7.14

Note: (*) No data due to low production.

Table 48. Statistical Process Control: CMOS E6/0.35µm Process (~30% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	-	1.76	1.67	1.62
Silicon Nitride Thickness	-	2.33	2.22	1.78
Field Oxide Thickness	-	1.61	1.57	1.75
Gate Oxide Thickness	-	1.97	1.94	1.93
Interpoly Oxide Thickness	-	1.6	1.61	1.48
N-Well Oxidation	-	4.2	3.35	2.62
Polysilicon 1 Thickness	-	1.76	2.03	2.36
Active Area Critical Dimensions	-	1.34	1.81	1.42
Policide Critical Dimensions	-	2.27	2.01	2.94

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	-	2.58	4.65	7.42
VT P-Channel Square Tr.	-	3.10	5	4.63
VT Natural Square Tr.	-	8.10	7.3	6.71
VT Memory Cell	-	0.8 ⁽¹⁾	1.34	0.96 ⁽²⁾
I _{DON} N-Channel	-	6.74	3.86	5.71
N+ Active Area Contact Chain	-	9.93	9.82	6.03
AL-W Silicide Contact Chain Resistance	-	3.7	3.8	2.2

Note: 1. Fine tuning of the target.
2. Tuning of lithographic condition under evaluation.

Table 49. Statistical Process Control: CMOS T5/0.8µm Process (~20% upgrade) Flash Memory, Agrate - Italy F8 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	2.61	2.59	2.28	2.82
Polysilicon 1 Thickness	2.75	2.52	2.68	3.70
Gate Oxide Thickness	1.93	1.73	1.54	2.05
Tunnel Oxide Thickness	2.70	2.41	2.53	2.12
ONO Bottom Oxide Thickness	2.52	2.08	1.50	1.34
ONO Nitride Thickness	1.34	1.76	1.50	1.54
ONO Top Oxide Thickness	2.12	3.36	2.38	2.58
Active Area Critical Dimensions	1.80	1.65	2.23	1.55
Polysilicon 2 Critical Dimensions	1.55	2.48	1.54	1.75

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel 25 x 25 µm	2.27	1.78	1.53	2.72
VT P-Channel 25 x 25 µm	2.46	2.81	2.12	3.20
BV N-Channel 25 x 0.8 µm	1.86	1.74	1.59	3.00
BV P-Channel 25 x 0.9 µm	3.55	3.57	3.85	4.56
VT Memory Cell 0.8 x 0.8 µm	3.02	2.50	2.46	3.61
I _{DON} N-Channel 25 x 0.8 µm	1.49	1.68	1.44	1.33
Al+N+ Contact Chain	4.55	4.49	3.11	3.44
AL-W Silicide Contact Chain Resistance	2.28	5.94	2.35	4.78

Table 50A. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	1.95	(*)	(*)	(*)
First Poly Thickness	2.61	(*)	(*)	(*)
Gate Oxide HV Thickness	2.58	(*)	(*)	(*)
Tunnel Oxide Thickness	2.01	(*)	(*)	(*)
Gate Oxide LV Thickness	2.24	(*)	(*)	(*)
ONO Bottom Oxide Thickness	1.37	(*)	(*)	(*)
ONO Nitride Thickness	2.27	(*)	(*)	(*)
ONO Top Oxide Thickness	2.09	(*)	(*)	(*)
Active Area CD	1.39	(*)	(*)	(*)
Second Poly CD	2.29	(*)	(*)	(*)

Note: 1. Fine tuning ongoing to align different production island.

(*) No data due to low production during 2Q99, 3Q99, 4Q99.

Table 50B. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS (10 x 0.8) Saturation Current	4.55	(*)	(*)	(*)
LV-PCh LVS (10 x 0.9) BV	2.17	(*)	(*)	(*)
LV-PCh LVS (10 x 0.9) Saturation Current	4.52	(*)	(*)	(*)
LV-PCh SQ. VTh	1.51	(*)	(*)	(*)
HV-NCh SQ. VTh	1.97	(*)	(*)	(*)
HV-NCh (10 x 1.2) LVS Saturation Current	10.2	(*)	(*)	(*)
HV-PCh (10 x 1.3) BV	3.65	(*)	(*)	(*)
HV-PCh (10 x 1.3) Saturation Current	5.00	(*)	(*)	(*)
HV-PCh SQ. VTh	1.35	(*)	(*)	(*)
UV Erased Cell VTh	2.12	(*)	(*)	(*)
N+ Contact Chain	8.73	(*)	(*)	(*)
Silicide Contact Chain	2.97	(*)	(*)	(*)
LV-NCh (10 x 0.8) BV	8.53	(*)	(*)	(*)

Note: (*) No data due to low production during 2Q99, 3Q99, 4Q99.

Table 51A. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	2.5	2.12	(*)	(*)
First Poly Thickness	1.43	1.53	(*)	(*)
Gate Oxide HV Thickness	1.35	1.41	(*)	(*)
Tunnel Oxide Thickness	1.6	2.06	(*)	(*)
Gate Oxide LV Thickness	1.56	1.78	(*)	(*)
ONO Bottom Oxide Thickness	1.33	1.34	(*)	(*)
ONO Nitride Thickness	1.34	1.69	(*)	(*)
ONO Top Oxide Thickness	2.07	2.64	(*)	(*)
Active Area CD	1.98	2.13	(*)	(*)
Second Poly CD	1.61	1.36	(*)	(*)

Note: (*) No data due to low production during 3Q99, 4Q99.

Table 51B. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS (10 x 0.8) Saturation Current	3.12	3.21	(*)	(*)
LV-PCh LVS (10 x 0.9) BV	2.98	3.28	(*)	(*)
LV-PCh LVS (10 x 0.9) Saturation Current	1.74	1.35	(*)	(*)
LV-PCh SQ. VTh	2.00	1.59	(*)	(*)
HV-NCh (10 x 1.2) LVS BV	2.24	1.68	(*)	(*)
HV-NCh SQ. VTh	1.77	1.63	(*)	(*)
HV-NCh (10 x 1.2) LVS Saturation Current	3.13	2.90	(*)	(*)
HV-PCh (10 x 1.3) BV	3.56	2.53	(*)	(*)
HV-PCh (10 x 1.3) Saturation Current	3.71	3.70	(*)	(*)
HV-PCh SQ. VTh	1.81	1.33	(*)	(*)
UV Erased Cell VTh	1.73	1.51	(*)	(*)
N+ Contact Chain	5.63	4.00	(*)	(*)
Silicide Contact Chain	2.36	1.39	(*)	(*)
LV-NCh (10 x 0.8) BV	3.35	2.02	(*)	(*)

Note: (*) No data due to low production during 3Q99, 4Q99.

Table 52A. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	3.40	5.20	3.79	1.35
First Poly Thickness Gate	1.93	2.51	2.51	2.27
Gate Oxide HV Thickness	2.10	2.82	2.3	2.68
Tunnel Oxide Thickness	1.83	2.43	2.48	2.09
Gate Oxide LV Thickness	2.31	2.78	2.11	3.11
ONO Nitride Thickness	1.73	1.68	1.50	1.47
ONO Top Oxide Thickness	1.34	1.53	1.43	1.62
Active Area CD	1.77	1.33	2.64	2.33
Second Poly CD	2.03	2.26	3.06	2.63

Table 52B. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS Saturation Current	2.13	2.45	5.61	3.22
LV-PCh LVS BV	2.61	2.46	8.5	2.56
LV-PCh LVS Saturation Current	4.92	4.12	5.61	4.16
LV-PCh SQ. VTh	3.15	3.12	4.57	3.31
HV-NCh SQ. VTh	2.17	1.90	4.73	2.49
HV-NCh LVS Saturation Current	3.39	3.22	2.77	3.71
HV-PCh BV	4.19	3.15	4.97	4.83
HV-PCh Saturation Current	5.05	4.96	5.85	5.41
HV-NCh LVS BV	6.73	5.57	4.97	4.81
LV-NCh LVS BV	6.69	3.95	4.57	5.54
LV-NCh SQ. VTh	3.65	2.57	3.42	3.71
HV-PCh SQ. VTh	2.13	1.72	7.80	2.21
Word Line Resistant	1.55	1.45	1.40	1.75
UV Erased Cell VTh	1.98	3.70	1.57	1.44
N+ Contact Chain	4.11	1.70	1.71	1.33

Table 53A. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	1.42	1.70	1.62	4.43
First Poly Thickness Gate	1.67	1.52	1.6	1.86
Gate Oxide HV Thickness	1.84	1.34	1.34	1.49
Tunnel Oxide Thickness	1.36	2.28	1.87	1.45
Gate Oxide LV Thickness	1.40	2.18	2.09	2.07
ONO Nitride Thickness	2.97	2.33	2.22	2.36
ONO Top Oxide Thickness	1.67	1.36	1.34	1.5
Active Area CD	0.98 ⁽¹⁾	1.33	1.37	1.49
Second Poly CD	1.33	0.83 ⁽¹⁾	0.65 ⁽²⁾	1.05 ⁽³⁾

Note: 1. Fine tuning of measurement equipment software in progress.
2. Equipment alignment in progress.
3. Fine tuning on energy under evaluation.

Table 53B. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS Saturation Current	2.14	2.20	4.27	3.37
LV-PCh LVS BV	1.36	1.33	1.4	1.33
LV-PCh LVS Saturation Current	1.72	1.58	2.62	3.07
LV-PCh SQ. VTh	2.81	3.65	3.7	3.04
HV-NCh SQ. VTh	3.34	3.40	3.38	2.6
HV-NCh LVS Saturation Current	2.15	2.01	3.3	2.7
HV-PCh BV	3.97	3.86	5.02	4.7
HV-PCh Saturation Current	3.26	3.10	3.37	3.8
HV-NCh LVS BV	3.11	3.74	3.43	3.27
LV-NCh LVS BV	2.14	2.84	2.30	2.6
LV-NCh SQ. VTh	2.14	2.84	3.10	2.21
HV-PCh SQ. VTh	2.57	2.05	3.90	3.2
Word Line Resistant	1.33	1.35	1.53	1.9
UV Erased Cell VTh	1.55	3.93	1.84	2.34
N+ Contact Chain	1.72	1.65	2.39	1.52

Table 54. Statistical Process Control: CMOS F6 0.6µm Process EEPROM Memory, Agrate - Italy F8 Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	2.12	2.12	2.16	2.45
Silicon Nitride Thickness	1.58	1.58	2.01	1.97
Field Oxide Thickness	2.61	2.61	2.28	2.82
Gate Oxide 1 Thickness	2.08	2.08	1.59	2.38
Gate Oxide 2 Thickness	2.35	2.35	2.53	2.45
Tunnel Oxide Thickness	2.73	2.73	2.69	2.72
Dielectric Thickness	1.99	1.99	1.93	1.89
Active Area Critical Dimensions	1.53	1.53	2.08	2.53
Polyicide Critical Dimensions	1.89	1.89	1.67	1.75
Poly Front Deposition Thickness	1.98	1.98	1.46	2.13
Contacts Critical Dimension	1.79	1.79	1.44	1.81

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
VT N-Channel 10 x 10µm	2.20	2.20	1.96	3.95
VT P-Channel 10 x 10µm	2.55	2.55	1.54	1.80
VT Natural 10 x 10µm	2.37	2.37	2.34	1.78
BV N-Channel 10 x 10µm	2.51	2.51	2.13	2.15
BV P-Channel 10 x 10µm	1.57	1.57	1.41	2.14
EBD-LVN	3.38	3.38	4.79	4.91
N+ Active Area Contact Chain	3.86	3.86	3.41	4.24
EBD-TUN	1.86	1.86	5.48	5.20

Table 55A. Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	3.13	4.27	3.55	3.66
Gate Oxide Thickness	1.64	1.79	1.68	1.84
Tunnel Oxide Thickness	1.83	1.67	1.43	1.61
Polysilicium	1.67	3.56	1.97	2.05
Poly for Logic	3.13	3.41	2.35	2.56
Vapox	2.34	3.49	2.73	2.57
TEOS IMD1	2.34	2.37	2.34	1.94
USG IMD1	3.02	3.09	2.9	2.81

Table 55B. Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line

Key Electrical Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Resist N+	2.93	1.55	1.63	1.63
Resist P+	3.3	2.22	2.72	2.72
Contact AL/N+	4.19	3.04	4.25	4.25
Contact AL/P+	3.2	3.04	2.82	2.82
Contact AL/POLY	13.08	4.38	3.37	3.37
VT En (25x25)	2.7	2.12	1.84	1.84
VT Ep (25x25)	1.68	1.54	1.31	1.34
VT Mc Erase	2.41	1.48	1.71	1.71
VT Mc Write	4.27	3.13	3.41	3.41
BV Diode N+/P-	4.08	3.34	2.53	2.53
BV Diode P+/N-	9.68	3.54	4.6	4.6
IDS En (25x0.8)	1.89	1.54	1.74	1.74
IDS Ep (25x0.8)	1.74	1.37	1.65	1.65
QBD Tunnel	2.24	1.52	1.34	0.78 ⁽¹⁾

Note: 1. Fine tuning in progress.

Table 56. Statistical Process Control: UV EPROM Ceramic Frit-Seal Package Assembly Line, Singapore

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	6.8	7.11	7.34	4.03
Stud Pull	1.9	1.78	1.84	1.86
Bond Strength (W.B.)	6.7	6.95	7.80	7.34
SN Thickness (Tin Plate)	1.6	1.66	1.74	2.17

Table 57. Statistical Process Control: TSOP Package Assembly Line, Singapore

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	2.3	2.59	2.73	2.97
Ball Shear (W.B.)	3.9	4.09	3.80	3.83
Bond Strength (W.B.)	2.0	2.32	2.91	2.70
Coplanarity	5.2	3.94	4.84	5.89
Plating Thickness	1.8	2.39	2.94	3.02

Table 58. Statistical Process Control: PLCC Package Assembly Line, Singapore

Key Process Parameters	1Q99	2Q99	3Q99	4Q99
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	3.2	3.58	3.87	4.39
Ball Shear (W.B.)	3.3	3.83	3.24	3.15
Bond Strength (W.B.)	1.8	1.88	2.81	3.00
Plating Thickness	6.5	8.43	2.52	2.97
Coplanarity	1.8	2.08	8.40	7.78

If you have any questions or suggestion concerning the matters raised in this document please send them to the following electronic mail address:

ask.memory@st.com

(for general enquiries)

Please remember to include your name, company, location, telephone number and fax number

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>