# M28W320CT M28W320CB

# 32 Mbit (2Mb x16, Boot Block) Low Voltage Flash Memory

PRELIMINARY DATA

#### ■ SUPPLY VOLTAGE

- V<sub>DD</sub> = 2.7V to 3.6V: for Program, Erase and Read
- $-V_{DDO} = 1.65V$  or 2.7V: Input/Output option
- V<sub>PP</sub> = 12V: optional Supply Voltage for fast Program

# ■ ACCESS TIME

- 2.7V to 3.6V: 90ns
- 2.7V to 3.6V: 100ns

#### ■ PROGRAMMING TIME:

- 10µs typical
- Double Word Programming Option
- PROGRAM/ERASE CONTROLLER (P/E.C.)
- COMMON FLASH INTERFACE
- MEMORY BLOCKS
  - Parameter Blocks (Top or Bottom location)
  - Main Blocks

# ■ BLOCK PROTECTION UNPROTECTION

- All Blocks protected at Power Up
- Any combination of blocks can be protected
- WP for block locking

# ■ SECURITY

- 64-bit user Programmable OTP cells
- 64-bit unique device identifier
- One Parameter Block Permanently Lockable
- AUTOMATIC STAND-BY MODE
- PROGRAM and ERASE SUSPEND
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- 20 YEARS of DATA RETENTION
  - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Top Device Code, M28W320CT: 88BAh
  - Bottom Device Code, M28W320CB: 88BBh





Figure 1. Logic Diagram



May 2000 1/42







Figure 3. TSOP Connections



**Table 1. Signal Names** 

A0-A20	Address Inputs			
DQ0-DQ7	Data Input/Output, Command Inputs			
DQ8-DQ15	Data Input/Output			
Ē	Chip Enable			
G	Output Enable			
W	Write Enable			
RP	Reset			
WP	Write Protect			
$V_{DD}$	Supply Voltage			
V <sub>DDQ</sub>	Power Supply for Input/Output Buffers			
V <sub>PP</sub>	Optional Supply Voltage for Fast Program & Erase			
Vss	Ground			
NC	Not Connected Internally			
	I .			

Table 2. Absolute M	aximum Ratings (1)
---------------------	--------------------

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature (2)	-40 to 85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-40 to 125	°C
T <sub>STG</sub>	Storage Temperature	-55 to 155	°C
V <sub>IO</sub>	Input or Output Voltage	-0.6 to V <sub>DDQ</sub> +0.6	V
V <sub>DD</sub> , V <sub>DDQ</sub>	Supply Voltage	-0.6 to 4.1	V
V <sub>PP</sub>	Program Voltage	-0.6 to 13	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Depends on range.

#### DESCRIPTION

The M28W320C is a 32 Mbit non-volatile Flash memory that can be erased electrically at the block level and programmed in-system on a Word-by-Word basis. The device is offered in the TSOP48 (10 x 20mm) and the  $\mu BGA47,\,0.75mm$  ball pitch packages. When shipped, all bits of the M28W320C are in the 1 state.

The array matrix organisation allows each block to be erased and reprogrammed without affecting other blocks. All blocks are protected against programming and erase at Power UP. Blocks can be unprotected to make changes in the application and then reprotected. A parameter block "Security Block" can be permanently protected against programming and erase in order to increase the data security. Each block can be programmed and erased over 100,000 cycles. V<sub>DDQ</sub> allows to drive the I/O pin down to 1.65V. An optional 12V VPP power supply is provided to speed up the program phase at customer production line environment. An internal Command Interface (C.I.) decodes the instructions to access/modify the memory content. The Program/Erase Controller (P/E.C.) automatically executes the algorithms taking care of the timings necessary for program and erase operations. Verification is performed too, unburdening the microcontroller, while the Status Register tracks the status of the operation.

The following instructions are executed by the M28W320C: Read Array, Read Electronic Signature, Read Status Register, Clear Status Register, Program, Double Word Program, Block Erase, Program/Erase Suspend, Program/Erase Resume, CFI Query, Block Protect, Block Lock, Block Unprotect, Protection Program.

#### **Organisation**

The M28W320C is organised as 2 Mbit by 16 bits. A0-A20 are the address lines; DQ0-DQ15 are the

Data Input/Output. Memory control is provided by Chip Enable  $\overline{E}$ , Output Enable  $\overline{G}$  and Write Enable  $\overline{W}$  inputs. The Program and Erase operations are managed automatically by the P/E.C. Block protection against Program or Erase provides additional data security.

# **Memory Blocks**

The device features an asymmetrical blocked architecture. The M28W320C has an array of 71 blocks: 8 Parameter Blocks of 4 KWord and 63 Main Blocks of 32 KWord. M28W320CT has the Parameter Blocks at the top of the memory address space while the M28W320CB locates the Parameter Blocks starting from the bottom. The memory maps are shown in Tables 3 and 4.

All Blocks are protected at power up. Instruction are provided to protect, unprotect any block in the application. A second register locks the protection status while  $\overline{WP}$  is low (see Block Protection Description). Each block can be erased separately. Erase can be suspended in order to perform either read or program in any other block and then resumed. Program can be suspended to read data in any other block and then resumed.

The architecture includes a 128 bits Protection register that are divided into Two 64-bits segment. In the first one, starting from address 81h to 84h, is written a unique device number, while the second one, starting from 85h to 88h, is programmable by the user. The user programmable segment can be permanently protected programming the bit.1 of the Protection Lock Register (see protection register and Security Block). The parameter block (# 0) is a security block. It can be permanently protected by the user programming the bit.2 of the Protection Lock Register (see protection register and Security Block).

Table 3. Top Boot Block Addresses, M28W320CT

#	Size (KWord)	Address Range
70	4	1FF000-1FFFFF
69	4	1FE000-1FEFFF
68	4	1FD000-1FDFFF
67	4	1FC000-1FCFFF
66	4	1FB000-1FBFFF
65	4	1FA000-1FAFFF
64	4	1F9000-1F9FFF
63	4	1F8000-1F8FFF
62	32	1F0000-1F7FFF
61	32	1E8000-1EFFFF
60	32	1E0000-1E7FFF
59	32	1D8000-1DFFFF
58	32	1D0000-1D7FFF
57	32	1C8000-1CFFFF
56	32	1C0000-1C7FFF
55	32	1B8000-1BFFFF
54	32	1B0000-1B7FFF
53	32	1A8000-1AFFFF
52	32	1A0000-1A7FFF
51	32	198000-19FFFF
50	32	190000-197FFF
49	32	188000-18FFFF
48	32	180000-187FFF
47	32	178000-17FFFF
46	32	170000-177FFF
45	32	168000-16FFFF
44	32	160000-167FFF
43	32	158000-15FFFF
42	32	150000-157FFF
41	32	148000-14FFFF
40	32	140000-147FFF
39	32	138000-13FFFF
38	32	130000-137FFF
37	32	128000-12FFFF

36	32	120000-127FFF
35	32	118000-11FFFF
34	32	110000-117FFF
33	32	108000-10FFFF
32	32	100000-107FFF
31	32	0F8000-0FFFFF
30	32	0F00000-F7FFF
29	32	0E8000-0EFFFF
28	32	0E0000-0E7FF
27	32	0D8000-0DFFFF
26	32	0D0000-0D7FFF
25	32	0C8000-0CFFFF
24	32	0C0000-0C7FFF
23	32	0B8000-0BFFFF
22	32	0B0000-0B7FFF
21	32	0A8000-0AFFFF
20	32	0A0000-0A7FFF
19	32	098000-09FFFF
18	32	090000-097FFF
17	32	088000-08FFFF
16	32	080000-087FFF
15	32	078000-07FFFF
14	32	070000-077FFF
13	32	068000-06FFFF
12	32	060000-067FFF
11	32	058000-05FFFF
10	32	050000-057FFF
9	32	048000-04FFFF
8	32	040000-047FFF
7	32	038000-03FFFF
6	32	030000-037FFF
5	32	028000-02FFFF
4	32	020000-027FFF
3	32	018000-01FFFF
2	32	010000-017FFF
1	32	008000-00FFFF
0	32	000000-007FFF

Table 4. Bottom Boot Block Addresses, M28W320CB

#	Size (KWord)	Address Range
70	32	1F8000-1FFFFF
69	32	1F0000-1F7FFF
68	32	1E8000-1EFFFF
67	32	1E0000-1E7FFF
66	32	1D8000-1DFFFF
65	32	1D0000-1D7FFF
64	32	1C8000-1CFFFF
63	32	1C0000-1C7FFF
62	32	1B8000-1BFFFF
61	32	1B0000-1B7FFF
60	32	1A8000-1AFFFF
59	32	1A0000-1A7FFF
58	32	198000-19FFFF
57	32	190000-197FFF
56	32	188000-18FFFF
55	32	180000-187FFF
54	32	178000-17FFFF
53	32	170000-177FFF
52	32	168000-16FFFF
51	32	160000-167FFF
50	32	158000-15FFFF
49	32	150000-157FFF
48	32	148000-14FFFF
47	32	140000-147FFF
46	32	138000-13FFFF
45	32	130000-137FFF
44	32	128000-12FFFF
43	32	120000-127FFF
42	32	118000-11FFFF
41	32	110000-117FFF
40	32	108000-10FFFF
39	32	100000-107FFF
38	32	0F8000-0FFFFF
37	32	0F0000-0F7FFF

36	32	0E8000-0EFFFF
35	32	0E0000-0E7FF
34	32	0D8000-0DFFFF
33	32	0D0000-0D7FFF
32	32	0C8000-0CFFFF
31	32	0C0000-0C7FFF
30	32	0B8000-0BFFFF
29	32	0B0000-0B7FFF
28	32	0A8000-0AFFFF
27	32	0A0000-0A7FFF
26	32	098000-09FFFF
25	32	090000-097FFF
24	32	088000-08FFFF
23	32	080000-087FFF
22	32	078000-07FFFF
21	32	070000-077FFF
20	32	068000-06FFFF
19	32	060000-067FFF
18	32	058000-05FFFF
17	32	050000-057FFF
16	32	048000-04FFFF
15	32	040000-047FFF
14	32	038000-03FFFF
13	32	030000-037FFF
12	32	028000-02FFFF
11	32	020000-027FFF
10	32	018000-01FFFF
9	32	010000-017FFF
8	32	008000-00FFFF
7	4	007000-007FFF
6	4	006000-006FFF
5	4	005000-005FFF
4	4	004000-004FFF
3	4	003000-003FFF
2	4	002000-002FFF
1	4	001000-001FFF
0	4	000000-000FFF

<u>77</u>

#### SIGNAL DESCRIPTIONS

See Figure 1 and Table 1.

**Address Inputs (A0-A20).** The address signals are inputs driven with CMOS voltage levels. They are latched during a write operation.

Data Input/Output (DQ0-DQ15). The data inputs, a word to be programmed or a command to the C.I., are latched on the Chip Enable  $\overline{E}$  or Write Enable  $\overline{W}$  rising edge, whichever occurs first. The data output from the memory Array, the Electronic Signature, the block protection status or Status Register is valid when Chip Enable  $\overline{E}$  and Output Enable  $\overline{G}$  are active. The output is high impedance when the chip is deselected, the outputs are disabled or  $\overline{RP}$  is tied to  $V_{IL}$ . Commands are issued on DQ0-DQ7.

Chip Enable ( $\overline{\mathbf{E}}$ ). The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers.  $\overline{\mathbf{E}}$  at  $V_{IH}$  deselects the memory and reduces the power consumption to the stand-by level.  $\overline{\mathbf{E}}$  can also be used to control writing to the command register and to the memory array, while  $\overline{\mathbf{W}}$  remains at  $V_{IL}$ .

Output Enable  $(\overline{\mathbf{G}})$ . The Output Enable controls the data Input/Output buffers.

Write Enable (W). This input controls writing to the Command Register, Input Address and Data latches.

Write Protect ( $\overline{WP}$ ). This input gives an additional hardware protection level against program or erase when pulled at  $V_{IL}$ , as described in the Block Protection description.

**Reset Input (\overline{RP}).** The  $\overline{RP}$  input provides hardware reset of the memory. When  $\overline{RP}$  is at  $V_{IL}$ , the

memory is in reset mode: the outputs are put to High-Z and the current consumption is minimised. When  $\overline{RP}$  is at  $V_{IH}$ , the device is in normal operation. Exiting reset mode the device enters read array mode.

 $V_{DD}$  Supply Voltage (2.7V to 3.6V).  $V_{DD}$  provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read, Program and Erase). It ranges from 2.7V to 3.6V.

 $\textbf{V}_{DDQ}$  Supply Voltage (1.65V to  $\textbf{V}_{DD}).$   $\textbf{V}_{DDQ}$  provides the power supply to the I/O pins and enables all Outputs to be powered independently from  $\textbf{V}_{DD}.$   $\textbf{V}_{DDQ}$  can be tied to  $\textbf{V}_{DD}$  or it can use a separate supply. It can be powered either from 1.65V to  $\textbf{V}_{DD}.$ 

**VPP Program Supply Voltage (12V).** VPP is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PP}$  is kept in a low voltage range (0V to 3.6V)  $V_{PP}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives an absolute protection against program or erase, while  $V_{PP} > V_{PP1}$  enables these functions.  $V_{PP}$  value is only sampled at the beginning of a program or erase; a change in its value after the operation has been started does not have any effect and program or erase are carried on regularly.

If  $V_{PP}$  is used in the range 11.4V to 12.6V acts as a power supply pin. In this condition  $V_{PP}$  value must be stable until P/E algorithm is completed (see Table 24 and 25).

 $V_{SS}$  Ground.  $V_{SS}$  is the reference for all the voltage measurements.

#### **DEVICE OPERATIONS**

Four control pins rule the hardware access to the Flash memory:  $\overline{E}$ ,  $\overline{G}$ ,  $\overline{W}$ ,  $\overline{RP}$ . The following operations can be performed using the appropriate bus cycles: Read, Write the Command of an Instruction, Output Disable, Stand-by, Reset (see Table 5).

**Read.** Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the CFI. Both Chip Enable  $(\overline{E})$  and Output Enable  $(\overline{G})$  must be at  $V_{IL}$  in order to perform the read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output independently of the device selection. The data read depend on the previous command written to the memory (see instructions RD, RSIG, RSR, RCFI). Read Array is the default state of the device when exiting reset or after power-up.

**Write.** Write operations are used to give Commands to the memory or to latch Input Data to be programmed. A write operation is initiated when Chip Enable  $\overline{E}$  and Write Enable  $\overline{W}$  are at  $V_{IL}$  with Output Enable  $\overline{G}$  at  $V_{IH}$ . Commands, Input Data

and Addresses are latched on the rising edge of  $\overline{W}$  or  $\overline{E}$ , whichever occur first.

Output Disable. The data outputs are high impedance when the Output Enable  $\overline{G}$  is at  $V_{IH}$ .

**Stand-by.** Stand-by disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in stand-by when Chip Enable  $\overline{E}$  is at  $V_{IH}$  and the device is in read mode. The power consumption is reduced to the stand-by level and the outputs are set to high impedance, independently from the Output Enable  $\overline{G}$  or Write Enable  $\overline{W}$  inputs. If  $\overline{E}$  switches to  $V_{IH}$  during program or erase operation, the device enters in stand-by when finished.

**Reset.** During Reset mode all internal circuits are switched off, the memory is deselected and the outputs are put in high impedance. The memory is in Reset mode when  $\overline{RP}$  is at  $V_{IL}$ . The power consumption is reduced to the stand-by level, independently from the Chip Enable  $\overline{E}$ , Out-put Enable  $\overline{G}$  or Write Enable  $\overline{W}$  inputs. If  $\overline{RP}$  is pulled to  $V_{SS}$  during a Program or Erase, this operation is aborted and the memory content is no longer valid as it has been compromised by the aborted operation.

Table 5. User Bus Operations (1)

Operation	Ē	G	W	RP	WP	V <sub>PP</sub>	DQ0-DQ15
Read	VIL	VIL	VIH	VIH	Х	Don't Care	Data Output
Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>DD</sub> or V <sub>PPH</sub>	Data Input
Output Disable	VIL	VIH	VIH	VIH	Х	Don't Care Hi-Z	
Stand-by	V <sub>IH</sub>	Х	Х	V <sub>IH</sub>	Х	Don't Care Hi-Z	
Reset	Х	Х	Х	V <sub>IL</sub>	Х	Don't Care	Hi-Z

Note: 1.  $X = V_{IL}$  or  $V_{IH}$ ,  $V_{PPH} = 12V \pm 5\%$ .

Table 6. Read Electronic Signature (RSIG Instruction)

(··)											
Code	Device	Ē	G	W	A0	<b>A</b> 1	A2-A7	A8-A11	A12-A20	DQ0-DQ7	DQ8-DQ15
Manufact. Code		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	0	Don't Care	Don't Care	20h	00h
Device	M28W320CT	$V_{IL}$	$V_{IL}$	$V_{IH}$	V <sub>IH</sub>	$V_{IL}$	0	Don't Care	Don't Care	BAh	88h
Code	M28W320CB	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	0	Don't Care	Don't Care	BBh	88h

# M28W320CT, M28W320CB

Table 7. Read Block Signature (RSIG Instruction)

Block Status	E	G	W	A0	<b>A</b> 1	A2-A7	A8-A11	A12-A20	DQ0	DQ1	DQ2-DQ15
Protected Block	$V_{IL}$	V <sub>IL</sub>	$V_{IH}$	$V_{IL}$	V <sub>IH</sub>	0	Don't Care	Block Address	1	0	00h
Unprotected Block	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	VIH	0	Don't Care	Block Address	0	0	00h
Locked Block	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	0	Don't Care	Block Address	X <sup>(1)</sup>	1	00h

Note: 1. A Locked Block can be protected "DQ0 = 1" or unprotected "DQ0 = 0"; see Block protection section.

Table 8. Read Protection Register and Protection Register Lock (RSIG Instruction)

Word	Ē	G	W	A0-A7	A8-A20	DQ0	DQ1	DQ2	DQ3-DQ7	DQ8-DQ15
Lock	V <sub>IL</sub>	VIL	V <sub>IH</sub>	80h	Don't Care	0	OTP Prot. data	Security prot. data	00h	00h
Unique Id 0	VIL	V <sub>IL</sub>	V <sub>IH</sub>	81h	Don't Care	ID data	ID data	ID data	ID data	ID data
Unique Id 1	VIL	VIL	ViH	82h	Don't Care	ID data	ID data	ID data	ID data	ID data
Unique Id 2	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	83h	Don't Care	ID data	ID data	ID data	ID data	ID data
Unique Id 3	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	84h	Don't Care	ID data	ID data	ID data	ID data	ID data
OTP 0	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	85h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 1	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	86h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 2	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	87h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 3	VIL	V <sub>IL</sub>	V <sub>IH</sub>	88h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data

#### **INSTRUCTIONS AND COMMANDS**

Sixteen instructions are available (see Tables 9 and 10) to perform Read Memory Array, Read Status Register, Read Electronic Signature, CFI Query, Erase, Program, Double Word Program, Clear Status Register, Program/Erase Suspend, Program/Erase Resume, Block Protect, Block Unprotect, Block Lock and Protection Register Program. Status Register output may be read at any time, during programming or erase, to monitor the progress of the operation.

An internal Command Interface (C.I.) decodes the instructions while an internal Program/Erase Controller (P/E.C.) handles all timing and verifies the correct execution of the Program and Erase instructions. P/E.C. provides a Status Register whose bits indicate operation and exit status of the internal algorithms.

The Command Interface is reset to Read Array when power is first applied, when exiting from Reset or whenever  $V_{DD}$  is lower than  $V_{LKO}$ . Command sequence must be followed exactly. Any invalid combination of commands will reset the device to Read Array.

## Read (RD)

The Read instruction consists of one write cycle (refer to Device Operations section) giving the command FFh. Next read operations will read the addressed location and output the data. When a device reset occurs, the memory is in Read Array as default.

## Read Status Register (RSR)

The Status Register indicates when a program or erase operation is complete and the success or failure of operation itself. Issue a Read Status Register Instruction (70h) to read the Status Register content. The Read Status Register instruction may be issued at any time, also when a Program/ Erase operation is ongoing. The following Read operations output the content of the Status Register. The Status Register is latched on the falling edge of  $\overline{E}$  or  $\overline{G}$  signals, and can be read until  $\overline{E}$  or  $\overline{G}$  returns to  $V_{IH}$ . Either  $\overline{E}$  or  $\overline{G}$  must be toggled to update the latched data. Additionally, any read attempt during program or erase operation will automatically output the content of the Status Register.

## Read Electronic Signature (RSIG)

The Read Electronic Signature instruction consists of one write cycle (refer to Device Operations section) giving the command 90h. A subsequent

read will output the Manufacturer Code, the Device Code, the Block protection Status, or the Protection Register. See Tables 6, 7 and 8 for the valid address. The Electronic Signature can be read from the memory allowing programming equipment or applications to automatically match their interface to the characteristics of M28W320C.

### CFI Query (RCFI)

The Common Flash Interface Query mode is entered by writing 98h. Next read operations will read the CFI data. The CFI data structure contains also a security area; in this section, a 64 bit unique security number is written, starting at this address 81h. This area can be accessed only in read mode and there are no ways of changing the code after it has been written by ST. Write a read instruction to return to Read mode (refer to the Common Flash Interface section).

Table 9. Commands

Hex Code	Command		
00h	Invalid/Reserved		
10h	Alternative Program Set-up		
20h	Erase Set-up		
30h	Double Word Program Set-up		
40h	Program Set-up		
50h	Clear Status Register		
70h	Read Status Register		
90h or 98h	Read Electronic Signature, or CFI Query		
B0h	Program/Erase Suspend		
D0h	Program/Erase Resume, Erase Confirm or Unprotect Confirm		
FFh	Read Array		
01h	Protect Confirm		
2Fh	Lock Confirm		
C0h	Protection Program		
60h	Protection Set-up		

**Table 10. Instructions** 

Mne-	Instruction	Cycles	1st Cycle			2nd Cycle			3nd Cycle		
monic	instruction	Cycles	Operat.	Addr. (1)	Data	Operat.	Addr.	Data	Operat.	Addr.	Data
RD	Read Memory Array	1+	Write	Х	FFh	Read <sup>(2)</sup>	Read Address	Data			
RSR	Read Status Register	1+	Write	Х	70h	Read (2)	Х	Status Register			
RSIG	Read Electronic Signature	1+	Write	Х	90h or 98h	Read <sup>(2)</sup>	Signature Address (3)	Data			
RCFI	Read CFI	1+	Write	55h	98h or 90h	Read (2)	CFI Address	Query			
EE	Erase	2	Write	Х	20h	Write	Block Address	D0h			
PG	Program	2	Write	Х	40h or 10h	Write	Address	Data Input			
DPG <sup>(4)</sup>	Double Word Program	3	Write	Х	30h	Write	Address 1	Data Input	Write	Address 2	Data Input
CLRS (5)	Clear Status Register	1	Write	Х	50h						
PES	Program/ Erase Suspend	1	Write	Х	B0h						
PER	Program/ Erase Resume	1	Write	Х	D0h						
BP	Block Protect	2	Write	Х	60h	Write	Block Address	01h			
BU	Block Unprotect	2	Write	Х	60h	Write	Block Address	D0h			
BL	Block Lock	2	Write	Х	60h	Write	Block Address	2Fh			
PRP	Protection Register Program	2	Write	Х	C0h	Write	Address	Data Input			

Note: 1. X = Don't Care.

- 2. The first cycle of the RD, RSR, RSIG or RCFI instruction is followed by read operations in the memory array or special register. Any number of read cycle can occur after one command cycle.
- 3. The signature address recognized are listed in the Tables 6, 7 and 8.
- 4. Address 1 and Address 2 must be consecutive address differing only for address bit A0.
- 5. A read cycle after a CLSR instruction will output the memory array.

# Erase (EE)

Block erasure sets all the bits within the selected block to '1'. One block at a time can be erased. It is not necessary to program the block with 00h as the P/E.C. will do it automatically before erasing. This instruction uses two write cycles. The first command written is the Erase Set up command 20h. The second command is the Erase Confirm command D0h. An address within the block to be erased is given and latched into the memory during the input of the second command. If the second command given is not an erase confirm, the status register bits b4 and b5 are set and the instruction aborts.

Read operations output the status register after erasure has started.

Status Register bit b7 returns '0' while the erasure is in progress and '1' when it has completed. After completion the Status Register bit b5 returns '1' if there has been an Erase Failure. Status register bit b1 returns '1' if the user is attempting to program a protected block. Status Register bit b3 returns a '1' if V<sub>PP</sub> is below V<sub>PPI K</sub>.

Erase aborts if  $\overline{RP}$  turns to  $V_{IL}$ . As data integrity cannot be guaranteed when the erase operation is aborted, the erase must be repeated. A Clear Status Register instruction must be issued to reset b1, b3, b4 and b5 of the Status Register. During the execution of the erase by the P/E.C., the memory accepts only the RSR (Read Status Register) and PES (Program/Erase Suspend) instructions.

Table 11. Protection States (1)

Current	State (2)	Next State After Event <sup>(3)</sup>				
(WP, DQ1, DQ0)	Program/Erase Allowed	Protect	Unprotect	Lock	WP transition	
100	yes	101	100	111	000	
101	no	101	100	111	001	
110	yes	111	110	111	011	
111	no	111	110	111	011	
000	yes	001	000	011	100	
001	no	001	000	011	101	
011	no	011	011	011	111 or 110 <sup>(4)</sup>	

Note: 1. All blocks are protected at power-up, so the default configuration is 001 or 101 according to  $\overline{\text{WP}}$  status.

- 2. Current state and Next state gives the protection status of a block. The protection status is defined by the write protect pin and by DQ1 (= 1 for a locked block) and DQ0 (= 1 for a protected block) as read in the Read Electronic Signature instruction with A1 = V<sub>IH</sub> and  $A0 = V_{IL}$ .
- 3. Next state is the protection status of a block after a Protect or Unprotect or Lock command has been issued or after WP has changed its logic value. 4. A  $\overline{WP}$  transition to  $V_{IH}$  on a locked block will restore the previous DQ0 value, giving a 111 or 110.

**Table 12. Status Register Bits** 

Mnemonic	Bit	Name	Logic Level	Definition	Note
					Indicates the P/E.C. status, check during
P/ECS	7	P/E.C. Status	'0'	Busy	Program or Erase, and on completion before checking bits b4 or b5 for Program or Erase Success.
		Erase	'1'	Suspended	On an Erase Suspend instruction P/ECS and
ESS	6	Suspend Status	'0'	In progress or Completed	ESS bits are set to '1'. ESS bit remains '1' until an Erase Resume instruction is given.
F.0	_	France Otation	'1'	Erase Error	ES bit is set to '1' if P/E.C. has applied the
ES	5	Erase Status	'0'	Erase Success	maximum number of erase pulses to the block without achieving an erase verify.
PS	PS 4		'1'	Program Error	PS bit set to '1' if the P/E.C. has failed to program
FS	4	Status	'0'	Program Success	a word.
			'1'	V <sub>PP</sub> Invalid, Abort	V <sub>PPS</sub> bit is set if the V <sub>PP</sub> voltage is below V <sub>PPLK</sub>
VPPS	3	V <sub>PP</sub> Status	'0'	V <sub>PP</sub> OK	when a Program or Erase instruction is executed.  VPP is sampled only at the beginning of the erase/program operation.
		Program	'1'	Suspended	On a Program Suspend instruction P/ECS and
PSS	2	Suspend Status	'0'	In Progress or Completed	PSS bits are set to '1'. PSS remains '1' until a Program Resume Instruction is given.
BPS	1	Block Protection	'1'	Program/Erase on protected Block, Abort	BPS bit is set to '1' if a Program or Erase operation has been attempted on a protected
		Status	'0'	No operation to protected blocks	block.
	0	Reserved			

Note: Logic level '1' is High, '0' is Low.



## Program (PG)

The memory array can be programmed word-byword. This instruction uses two write cycles. The first command written is the Program Set-up command 40h (or 10h). A second write operation latches the Address and the Data to be written and starts the P/E.C.

Read operations output the Status Register content after the programming has started. The Status Register bit b7 returns '0' while the programming is in progress and '1' when it has completed. After completion the Status register bit b4 returns '1' if there has been a Program Failure. Status register bit b1 returns '1' if the user is attempting to program a protected block. Status Register bit b3 returns a '1' if  $V_{PP}$  is below  $V_{PPLK}$ . Programming aborts if  $\overline{RP}$  goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the program operation is aborted, the memory location must be erased and reprogrammed. A Clear Status Register instruction must be issued to reset b4, b3 and b1 of the Status Register.

During the execution of the program by the P/E.C., the memory accepts only the RSR (Read Status Register) and PES (Program/Erase Suspend) instructions.

## **Double Word Program (DPG)**

This feature is offered to improve the programming throughput, writing a page of two adjacent words in parallel. The two words must differ only for the address A0. Programming should not be attempted when V<sub>PP</sub> is not at V<sub>PPH</sub>. The operation can also be executed if V<sub>PP</sub> is below V<sub>PPH</sub> but result could be uncertain. This instruction uses three write cycles. The first command written is the Double Word Program Set-Up command 30h. A second write operation latches the Address and the Data of the first word to be written, the third write operation latches the Address and the Data of the second word to be written and starts the P/E.C. Read operations output the Status Register content after the programming has started. The Status Register bit b7 returns '0' while the programming is in progress and '1' when it has completed. After completion the Status register bit b4 returns '1' if there has been a Program Failure. Status register bit b1 returns '1' if the user is attempting to program a protected block. Status Register bit b3 returns a '1' if VPP is below VPPLK. Programming aborts if  $\overline{RP}$  goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the program operation is aborted, the memory location must be erased and reprogrammed. A Clear Status Register instruction must be issued to reset b4, b3 and b1 of the Status Register.

During the execution of the program by the P/E.C., the memory accepts only the RSR (Read Status Register) and PES (Program/Erase Suspend) instructions.

#### Clear Status Register (CLRS)

The Clear Status Register uses a single write operation which clears bits b1, b3, b4 and b5 to 0. Its use is necessary before any new operation when an error has been detected.

The Clear Status Register is executed writing the command 50h.

#### Program/Erase Suspend (PES)

Program/Erase suspend is accepted only during the Program Erase instruction execution. When a Program/Erase Suspend command is written to the C.I., the P/E.C. freezes the Program/Erase operation. Program/Erase Resume (PER) continues the Program/Erase operation. Program/Erase Suspend consists of writing the command B0h without any specific address.

The Status Register bit b2 is set to '1' (within 5µs) when the program has been suspended. b2 is set to '0' in case the program is completed or in progress. The Status Register bit b6 is set to '1' (within 30µs) when the erase has been suspended. b6 is set to '0' in case the erase is completed or in progress. The valid commands while erase is suspended are: Program/Erase Resume, Program, Read Array, Read Status Register, Read Identifier, CFI Query, Block Protect, Block Unprotect, Block Lock and Protection Program. The user can protect the Block being erased issuing the Block Protect, Block Lock or Protection Program commands. In this case the protection status bit will change immediately, but when the erase is resumed, the operation will complete The valid commands while program is suspended are: Program/ Erase Resume, Read Array, Read Status Register, Read Identifier, CFI Query.

During program/erase suspend mode, the chip can be placed in a pseudo-stand-by mode by taking  $\overline{E}$  to  $V_{IH}$  This reduces active current consumption. Program/Erase is aborted if  $\overline{RP}$  turns to  $V_{IL}$ .

#### Program/Erase Resume (PER)

If a Program/Erase Suspend instruction was previously executed, the program/erase operation may be resumed by issuing the command D0h. The status register bit b2/b6 is cleared when program/erase resumes. Read operations output the status register after the program/erase is resumed.

The suggested flow charts for programs that use the programming, erasure and program/erase suspend/resume features of the memories are shown from Figures 11, 12, 13, 14 and 15.

# **Protection Register Program (PRP)**

The Protection Register Program uses two write cycles. The first command written is the protection program command C0h. The second write operation latches the Address and the Data to be written to the Protection Register (see Protection Register and Security Block) and start the PE/C. Read operations output the Status Register content after the programming has started. The 64 bits user programmable Segment (85h to 88h) are programmed 16 bits at a time, it can be protected by the user programming bit 1 of the Protection Lock register. The bit 1 of the Protection Lock register protect the bit 2 of the Protection Lock Register. Writing the bit 2 of the Protection Lock Register will result in a permanent protection of the Security Block. Attempting to program a previously protected protection Register will result in a status register error (bit 1 and bit 4 of the status register will be set to '1'). The protection of the Protection Register and/or the Security Block is not reversible.

The Protection Register Program cannot be suspended.

# **Block Protect (BP)**

The BP instruction use two write cycles. The first command written is the protection setup 60h. The

second command is block Protect command 01h. The address within the block being protected must be given in order to write the protection state. If the second command is not recognized by the C.I the bit 4 and bit 5 of the status register will be set to indicate a wrong sequence of commands. To read the status register write the RSR command.

#### **Block Unprotect (BU)**

The instruction use two write cycles. The first command written is the protection setup 60h. The second command is block Unprotect command d0h. The address within the block being unprotected must be given in order to write the unprotection state. If the second command is not recognized by the C.I the bit 4 and bit 5 of the status register will be set to indicate a wrong sequence of commands. To read the status register write the RSR command.

#### **Block Lock (BL)**

The instruction use two write cycles. The first command written is the protection setup 60h. The second command is block Lock command 2Fh. The address within the block being Locked must be given in order to write the Locking state. If the second command is not recognized by the C.I the bit 4 and bit 5 of the status register will be set to indicate a wrong sequence of commands. To read the status register write the RSR command.

Table 13. Program, Erase Times and Program/Erase Endurance Cycles ( $T_A = 0$  to  $70^{\circ}$ C or -40 to  $85^{\circ}$ C;  $V_{DD} = 2.7V$  to 3.6V)

Barrandan	Took Condition o		M28W320C			
Parameter	Test Conditions	Min	Typ <sup>(1)</sup>	Max	Unit	
Word Program	$V_{PP} = V_{DD}$		10	200	μs	
Double Word Program	V <sub>PP</sub> = 12V ±5%		10	200	μs	
Main Block Drogram	V <sub>PP</sub> = 12V ±5%		0.16	5	sec	
Main Block Program	$V_{PP} = V_{DD}$		0.32	5	sec	
Parameter Block Program	V <sub>PP</sub> = 12V ±5%		0.02	4	sec	
Farameter Block Flogram	$V_{PP} = V_{DD}$		0.04	4	sec	
Main Block Erase	V <sub>PP</sub> = 12V ±5%		1	10	sec	
IVIAIII BIOCK ETASE	$V_{PP} = V_{DD}$		1	10	sec	
Parameter Block Erase	V <sub>PP</sub> = 12V ±5%		0.8	10	sec	
Parameter block crase	$V_{PP} = V_{DD}$		0.8	10	sec	
Program/Erase Cycles (per Block)		100,000			cycles	

Note:  $T_A = 25 \,^{\circ}C$ .

#### **BLOCK PROTECTION**

The M28W320C provide a flexible protection of all the memory providing the protection unprotection and locking of any blocks. All blocks are protected at power-up. Each block of the array has two levels of protection against program or erase operation. The first level is set by the Block Protect instruction; a protected block cannot be programmed or erased until a Block Unprotect instruction is given for that block. A second level of protection is set by the Block Lock instruction, and requires the use of the  $\overline{\rm WP}$  pin, according to the following scheme:

- when WP is at V<sub>IH</sub>, the Lock status is overridden and all blocks can be protected or unprotected;
- when WP is at V<sub>IL</sub>, Lock status is enabled; the locked blocks are protected, regardless of their previous protect state, and protection status cannot be changed. Blocks that are not locked can still change their protection status;
- the lock status is cleared for all blocks at power up.


The protection and lock status can be monitored for each block using the Read Electronic Signature (RSIG) instruction. Protected blocks will output a '1' on DQ0 and locked blocks will output a '1' in DQ1.

# PROTECTION REGISTER and SECURITY BLOCK

The M28W320C features a 128-bit protection register and a security Block in order to increase the protection of a system design. The Protection Register is divided in two 64-bit segment. The first segment (81h to 84h) is a unique device number, while the second one (85h to 88h) can be programmed by the user. When shipped the user programmable segment is read at '1'. It can be only programmed at '0';

The user programmable segment can be protected writing the bit 1 of the Protection Lock register (80h). The bit 1 protect also the bit 2 of the Protection Lock Register. The M28W320C feature a security Block. The security Block is located at 1FF000-1FFFFF (M28W320CT) or at 000000-000FFF (M28W320CB) of the device. This block can be permanently protected by the user programming the bit 2 of the Protection Lock Register.

The protection Register and the Protection Lock Register can be read using the RSIG command. A subsequent read in the address starting from 80h to 88h, the user will retrieve respectively the Protection Lock register, the unique device number segment and the OTP user programmable register segment (see Table 8).



#### POWER CONSUMPTION

The M28W320C puts itself in one of four different modes depending on the status of the control signals: Active Power, Automatic Stand-by, Stand-by and Reset define decreasing levels of current consumption. These allow the memory power to be minimised, in turn decreasing the overall system power consumption. As different recovery time are linked to the different modes, please refer to the AC timing Table to design your system.

#### **Active Power**

When  $\overline{E}$  is at  $V_{IL}$  and  $\overline{RP}$  is at  $V_{IH}$ , the device is in active mode. Refer to DC Characteristics to get the values of the current supply consumption.

# **Automatic Stand-by**

Automatic Stand-by provides a low power consumption state during read mode. Following a read operation, after a delay close to the memory access time, the device enters Automatic Standby: the Supply Current is reduced to ICC1 values. The device keeps the last output data stable, till a new location is accessed.

## Stand-by or Reset

Refer to the Device Operations section.

#### **Power Up**

The Supply voltage  $V_{DD}$  and the Program Supply voltage  $V_{PP}$  can be applied in any order. The memory Command Interface is reset on power up to Read Memory Array, but a negative transition of Chip Enable  $\overline{E}$  or a change of the addresses is required to ensure valid data outputs. Care must be taken to avoid writes to the memory when  $V_{DD}$  is above  $V_{LKO}$ . Writes can be inhibited by driving either  $\overline{E}$  or  $\overline{W}$  to  $V_{IH}$ . The memory is disabled if  $\overline{RP}$  is at  $V_{II}$ .

# **Supply Rails**

Normal precautions must be taken for supply voltage decoupling, each device in a system should have the  $V_{DD}$  and  $V_{PP}$  rails decoupled with a 0.1µF capacitor close to the  $V_{DD}$  and  $V_{PP}$  pins.The PCB trace widths should be sufficient to carry the required  $V_{PP}$  program and erase currents.

# **COMMON FLASH INTERFACE (CFI)**

The Common Flash Interface (CFI) specification is a JEDEC approved, standardised data structure that can be read from the Flash memory device. CFI allows a system software to query the flash device to determine various electrical and timing parameters, density information and functions supported by the device. CFI allows the system to easily interface to the Flash memory, to learn about its features and parameters, enabling the software to configure itself when necessary.

Tables 14, 15, 16, 17, 18 and 19 show the address used to retrieve each data.

The CFI data structure gives information on the device, such as the sectorization, the command set and some electrical specifications. Tables 14, 15, 16 and 17 show the addresses used to retrieve each data. The CFI data structure contains also a security area; in this section, a 64 bit unique security number is written, starting at address 81h. This area can be accessed only in read mode and there are no ways of changing the code after it has been written by ST. Write a read instruction to return to Read mode. Refer to the CFI Query instruction to understand how the M28W320C enters the CFI Query mode.

**Table 14. Query Structure Overview** 

Offset	Sub-section Name	Description
00h	Reserved	Reserved for algorithm-specific information
10h	CFI Query Identification String	Command set ID and algorithm data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
Р	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
А	Alternate Algorithm-specific Extended Query table	Additional information specific to the Alternate Algorithm (optional)

Note: The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables 15, 16, 17, 18 and 19. Query data are always presented on the lowest order data outputs.

**Table 15. CFI Query Identification String** 

Offset	Data	Description	
00h	0020h	Manufacturer Code	
01h	88BAh - top 88BBh - bottom	Device Code	
02h-0Fh	reserved	Reserved	
10h	0051h	Query Unique ASCII String "QRY"	
11h	0052h	Query Unique ASCII String "QRY"	
12h	0059h	Query Unique ASCII String "QRY"	
13h	0003h	Primary Algorithm Command Set and Control Interface ID code 16 bit ID code	
14h	0000h	defining a specific algorithm	
15h	offset = P = 0035h	Address for Driman, Algorithm systemated Overvitable	
16h	0000h	Address for Primary Algorithm extended Query table	
17h	0000h	Alternate Vendor Command Set and Control Interface ID Code second vendor	
18h	0000h	- specified algorithm supported (note: 0000h means none exists)	
19h	value = A = 0000h	Address for Alternate Algorithm extended Query table	
1Ah	0000h	note: 0000h means none exists	

Note: Query data are always presented on the lowest - order data outputs (DQ7-DQ0) only. DQ8-DQ15 are '0'.

Table 16. CFI Query System Interface Information

Offset	Data	Description
1Bh	0027h	V <sub>DD</sub> Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV
1Ch	0036h	V <sub>DD</sub> Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV
1Dh	00B4h	V <sub>PP</sub> [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV Note: This value must be 0000h if no V <sub>PP</sub> pin is present
1Eh	00C6h	V <sub>PP</sub> [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV Note: This value must be 0000h if no V <sub>PP</sub> pin is present
1Fh	0004h	Typical timeout per single byte/word program (multi-byte program count = 1), $2^n$ $\mu$ s (if supported; 0000h = not supported)
20h	0000h	Typical timeout for maximum-size multi-byte program or page write, 2 <sup>n</sup> μs (if supported; 0000h = not supported)
21h	000Ah	Typical timeout per individual block erase, 2 <sup>n</sup> ms (if supported; 0000h = not supported)
22h	0000h	Typical timeout for full chip erase, 2 <sup>n</sup> ms (if supported; 0000h = not supported)
23h	0004h	Maximum timeout for byte/word program, 2 <sup>n</sup> times typical (offset 1Fh) (0000h = not supported)
24h	0000h	Maximum timeout for multi-byte program or page write, 2 <sup>n</sup> times typical (offset 20h) (0000h = not supported)
25h	0003h	Maximum timeout per individual block erase, 2 <sup>n</sup> times typical (offset 21h) (0000h = not supported)
26h	0000h	Maximum timeout for chip erase, 2 <sup>n</sup> times typical (offset 22h) (0000h = not supported)

**Table 17. Device Geometry Definition** 

Offset Word Mode	Data	Description			
27h	0016h	Device Size = 2 <sup>n</sup> in number of bytes			
28h	0001h	Flori De include de la Contra d			
29h	0000h	Flash Device Interface Code description: Asynchronous x16			
2Ah	0000h				
2Bh	0000h	Maximum number of bytes in multi-byte program or page = 2 <sup>n</sup>			
2Ch	0002h	Number of Erase Block Regions within device bit 7 to $0 = x = \text{number of Erase Block Regions}$			
		<ol> <li>Note:1. x = 0 means no erase blocking, i.e. the device erases at once in "bulk."</li> <li>x specifies the number of regions within the device containing one or more contiguous Erase Blocks of the same size. For example, a 128KB device (1Mb) having blocking of 16KB, 8KB, four 2KB, two 16KB, and one 64KB is considered to have 5 Erase Block Regions. Even though two regions both contain 16KB blocks, the fact that they are not contiguous means they are separate Erase Block Regions.</li> <li>By definition, symmetrically block devices have only one blocking region.</li> </ol>			
M28W320CT	M28W320CT	Erase Block Region Information			
2Dh	001Eh	bit 31 to 16 = z, where the Erase Block(s) within this Region are (z) times 256 bytes in			
2Eh	0000h	size. The value $z = 0$ is used for 128 byte block size.			
2Fh	0000h	e.g. for 64KB block size, z = 0100h = 256 => 256 * 256 = 64K			
30h	0001h	bit 15 to 0 = y, where y+1 = Number of Erase Blocks of identical size within the Erase			
31h	0007h	Block Region:			
32h	0000h	e.g. y = D15-D0 = FFFFh => y+1 = 64K blocks [maximum number]			
33h	0020h	y = 0 means no blocking (# blocks = y+1 = "1 block")  Note: y = 0 value must be used with number of block regions of one as indicated			
34h	0000h	by $(x) = 0$			
M28W320CB	M28W320CB				
2Dh	0007h				
2Eh	0000h				
2Fh	0020h				
30h	0000h				
31h	001Eh				
32h	0000h				
33h	0000h				
34h	0001h				

Table 18. Primary Algorithm-Specific Extended Query Table

Offset	Data	Description				
(P)h = 35h	0050h					
	0052h	Primary Algorithm extended Query table unique ASCII string "PRI"				
	0049h					
(P+3)h = 38h	0031h	Major version number, ASCII				
(P+4)h = 39h	0030h	Minor version number, ASCII				
(P+5)h = 3Ah	0006h	Extended Query table contents for Primary Algorithm				
	0000h	bit 0 Chip Erase supported (1 = Yes, 0 = No)				
(P+7)h	0000h	bit 1 Erase Suspend supported (1 = Yes, 0 = No) bit 2 Program Suspend (1 = Yes, 0 = No)				
(P+8)h	0000h	bit 3 Lock/Unlock supported (1 = Yes, 0 = No) bit 4 Quequed Erase supported (1 = Yes, 0 = No) bit 31 to 5 Reserved; undefined bits are '0'				
(P+9)h = 3Eh	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query are always supported during Erase or Program operation				
		bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'				
(P+A)h = 3Fh	0000h	Block Lock Status				
(P+B)h	0000h	Defines which bits in the Block Status Register section of the Query are implemented.				
		bit 0 Block Lock Status Register Lock/Unlock bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'				
(P+C)h = 41h	0027h	V <sub>DD</sub> Logic Supply Optimum Program/Erase voltage (highest performance)				
		bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV				
(P+D)h = 42h	00C0h	VPP Supply Optimum Program/Erase voltage				
		bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV				
(P+E)h	0000h	Reserved				

**Table 19. Security Code Area** 

Offset	Data	Description
80h	00XX	Protection Register Lock
81h	XXXX	
82h	XXXX	C4 hite unique device quarker
83h	XXXX	64 bits: unique device number
84h	XXXX	
85h	XXXX	
86h	XXXX	C4 bits, Hear Draggemenths OTD
87h	xxxx	64 bits: User Programmable OTP
88h	XXXX	

Table 20. DC Characteristics (T<sub>A</sub> = 0 to 70°C or -40 to 85°C; V<sub>DD</sub> = V<sub>DDQ</sub> = 2.7V to 3.6V)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{DDQ}$			±1	μΑ
I <sub>LO</sub>	Output Leakage Current	0V≤ V <sub>OUT</sub> ≤V <sub>DDQ</sub>			±10	μΑ
Icc	Supply Current (Read)	$\overline{E} = V_{SS}, \overline{G} = V_{IH}, f = 5MHz$		10	20	mA
Icc1	Supply Current (Stand-by or Automatic Stand-by)	$\overline{E} = V_{DDQ} \pm 0.2V,$ $\overline{RP} = V_{DDQ} \pm 0.2V$		15	50	μΑ
I <sub>CC2</sub>	Supply Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$		15	50	μΑ
loos	Supply Current (Program)	Program in progress $V_{PP} = 12V \pm 5\%$		10	20	mA
I <sub>CC3</sub>	Supply Current (Program)	Program in progress $V_{PP} = V_{DD}$		10	20	mA
loo	Supply Current (Erase)	Erase in progress $V_{PP} = 12V \pm 5\%$		5	20	mA
I <sub>CC4</sub>	Supply Cullent (Elase)	Erase in progress $V_{PP} = V_{DD}$		5	20	mA
I <sub>CC5</sub>	Supply Current (Program/Erase Suspend)	$\overline{E}$ = $V_{DDQ} \pm 0.2V$ , Erase suspended			50	μΑ
Ірр	Program Current (Read or Stand-by)	V <sub>PP</sub> > V <sub>DD</sub>			400	μΑ
I <sub>PP1</sub>	Program Current (Read or Stand-by)	V <sub>PP</sub> ≤ V <sub>DD</sub>			5	μΑ
I <sub>PP2</sub>	Program Current (Reset)	$\overline{RP} = V_{SS} \pm 0.2V$			5	μΑ
I <sub>PP3</sub>	Program Current (Program)	Program in progress $V_{PP}$ = 12V $\pm$ 5%			10	mA
iFF3	Trogram Gurrent (Frogram)	Program in progress $V_{PP} = V_{DD}$			5	μΑ
I <sub>PP4</sub>	Program Current (Erase)	Erase in progress $V_{PP}$ = 12V $\pm$ 5%			10	mA
1994	Program Current (Liase)	Erase in progress $V_{PP} = V_{DD}$			5	μΑ
$V_{IL}$	Input Low Voltage		-0.5		0.4	V
* IL	Input Low Voltage	V <sub>DDQ</sub> ≥ 2.7V	-0.5		0.8	V
$V_{IH}$	Input High Voltage		V <sub>DDQ</sub> –0.4		V <sub>DDQ</sub> +0.4	V
- 111	mpat riigir renage	V <sub>DDQ</sub> ≥ 2.7V	0.7 V <sub>DDQ</sub>		V <sub>DDQ</sub> +0.4	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 100\mu A$ , $V_{DD} = V_{DD} min$ , $V_{DDQ} = V_{DDQ} min$			0.1	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -100\mu A$ , $V_{DD} = V_{DD}$ min, $V_{DDQ} = V_{DDQ}$ min	V <sub>DDQ</sub> -0.1			٧
V <sub>PP1</sub>	Program Voltage (Program or Erase operations)		1.65		3.6	V
$V_{PPH}$	Program Voltage (Program or Erase operations)		11.4		12.6	٧
$V_{PPLK}$	Program Voltage (Program and Erase lock-out)				1	V
$V_{LKO}$	V <sub>DD</sub> Supply Voltage (Program and Erase lock-out)				2	V

**Table 21. AC Measurement Conditions** 

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0 to V <sub>DDQ</sub>
Input and Output Timing Ref. Voltages	V <sub>DDQ</sub> /2

Figure 5. AC Testing Input Output Waveform




Figure 6. AC Testing Load Circuit




Table 22. Capacitance <sup>(1)</sup>  $(T_A = 25 \, {}^{\circ}C, \, f = 1 \, MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

Table 23. Read AC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C})$ 

			M28W320C				
			90		100		Unit
Symbol	Alt	Parameter	V <sub>DD</sub> = 2.7V to 3.6V V <sub>DDQ</sub> = 2.7V min		V <sub>DD</sub> = 2.7V to 3.6V V <sub>DDQ</sub> = 1.65V min		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	90		100		ns
t <sub>AVQV</sub>	tACC	Address Valid to Output Valid		90		100	ns
t <sub>AXQX</sub> (2)	tон	Address Transition to Output Transition	0		0		ns
t <sub>EHQX</sub> (2)	tон	Chip Enable High to Output Transition	0		0		ns
t <sub>EHQZ</sub> (2)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z		25		30	ns
t <sub>ELQV</sub> (3)	tce	Chip Enable Low to Output Valid		90		100	ns
t <sub>ELQX</sub> (2)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		ns
t <sub>GHQX</sub> (2)	tон	Output Enable High to Output Transition	0		0		ns
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z		25		30	ns
t <sub>GLQV</sub> (3)	toe	Output Enable Low to Output Valid		30		35	ns
t <sub>GLQX</sub> (2)	t <sub>OLZ</sub>	Output Enable Low to Output Transition	0		0		ns
t <sub>PHQV</sub>	tpwH	Reset High to Output Valid		150		150	ns
t <sub>PLPH</sub> (2,4)	t <sub>RP</sub>	Reset Pulse Width	100		100		ns

Note: 1. See AC Testing Measurement conditions for timing measurements.
2. Sampled only, not 100% tested.
3.  $\overline{G}$  may be delayed by up to  $t_{ELQV}$  -  $t_{GLQV}$  after the falling edge of  $\overline{E}$  without increasing  $t_{ELQV}$ .
4. The device Reset is possible but not guaranteed if  $t_{PLPH}$  < 100ns.






Table 24. Write AC Characteristics, Write Enable Controlled (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C})$ 

			M28W320C				
			90 V <sub>DD</sub> = 2.7V to 3.6V V <sub>DDQ</sub> = 2.7V min		100 V <sub>DD</sub> = 2.7V to 3.6V V <sub>DDQ</sub> = 1.65V min		Unit
Symbol	Alt	Parameter					
			Min	Max	Min	Max	
$t_{AVAV}$	t <sub>WC</sub>	Write Cycle Time	90		100		ns
tavwh	t <sub>AS</sub>	Address Valid to Write Enable High	50		50		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	50		50		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	0		0		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	Reset High to Write Enable Low	90		100		ns
t <sub>PLPH</sub> (2, 3)	t <sub>RP</sub>	Reset Pulse Width	100		100		ns
t <sub>PLRH</sub> <sup>(2, 4)</sup>		Reset Low to Program/Erase Abort		30		30	μs
t <sub>QVVPL</sub> (2, 5)		Output Valid to V <sub>PP</sub> Low	0		0		ns
t <sub>QVWPL</sub>		Data Valid to Write Protect Low	0		0		ns
t <sub>VPHWH</sub> (2)	t <sub>VPS</sub>	V <sub>PP</sub> High to Write Enable High	200		200		ns
twhax	t <sub>AH</sub>	Write Enable High to Address Transition	0		0		ns
twHDX	t <sub>DH</sub>	Write Enable High to Data Transition	0		0		ns
twheh	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		ns
twhgL		Write Enable High to Output Enable Low	30		30		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	30		30		ns
twLwH	twp	Write Enable Low to Write Enable High	50		50		ns
twphwh		Write Protect High to Write Enable High	50		50		ns
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	90		100		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Valid to Write Enable High	50		50		ns

Note: 1. See AC Testing Measurement conditions for timing measurements.

See AC Testing Measurement Conditions for unining measurements.
 Sampled only, not 100% tested.
 The device Reset is possible but not guaranteed if t<sub>PLPH</sub> < 100ns.</li>
 The reset will complete within 100ns if RP is asserted while not in Program nor in Erase mode.
 Applicable if V<sub>PP</sub> is seen as a logic input (V<sub>PP</sub> < 3.6V).</li>




Figure 8. Write AC Waveforms,  $\overline{\mathbf{W}}$  Controlled

Table 25. Write AC Characteristics, Chip Enable Controlled (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C})$ 

			M28W320C				
	Alt		90 V <sub>DD</sub> = 2.7V to 3.6V V <sub>DDQ</sub> = 2.7V min		100 V <sub>DD</sub> = 2.7V to 3.6V V <sub>DDQ</sub> = 1.65V min		Unit
Symbol		Parameter					
			Min	Max	Min	Max	
t <sub>AVAV</sub>	$t_{WC}$	Write Cycle Time	90		100		ns
taveh	t <sub>AS</sub>	Address Valid to Chip Enable High	50		50		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	50		50		ns
t <sub>EHAX</sub>	$t_{AH}$	Chip Enable High to Address Transition	0		0		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Data Transition	0		0		ns
t <sub>EHEL</sub>	tCPH	Chip Enable High to Chip Enable Low	30		30		ns
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	30		30		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enable High	0		0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	50		50		ns
t <sub>PHEL</sub>	t <sub>PS</sub>	Reset High to Chip Enable Low	90		100		ns
t <sub>PLPH</sub> <sup>(2, 3)</sup>	t <sub>RP</sub>	Reset Pulse Width	100		100		ns
t <sub>PLRH</sub> (2, 4)		Reset Low to Program/Erase Abort		30		30	μs
tQVVPL (2, 5)		Output Valid to V <sub>PP</sub> Low	0		0		ns
tQVWPL		Data Valid to Write Protect Low	0		0		ns
t <sub>VPHEH</sub> (2)	typs	V <sub>PP</sub> High to Chip Enable High	200		200		ns
t <sub>WLEL</sub>	tcs	Write Enable Low to Chip Enable Low	0		0		ns
twpheh		Write Protect High to Chip Enable High	50		50		ns
t <sub>AVAV</sub>	twc	Write Cycle Time	90		100		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	50		50		ns

Note: 1. See AC Testing Measurement conditions for timing measurements.

See AC Testing Measurement Conditions for unining measurements.
 Sampled only, not 100% tested.
 The device Reset is possible but not guaranteed if t<sub>PLPH</sub> < 100ns.</li>
 The reset will complete within 100ns if RP is asserted while not in Program nor in Erase mode.
 Applicable if V<sub>PP</sub> is seen as a logic input (V<sub>PP</sub> < 3.6V).</li>





Figure 10. Reset AC Waveform






Figure 11. Program Flowchart and Pseudo Code

Note: 1. Status check of b1 (Protected Block), b3 (V<sub>PP</sub> Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.




Figure 12. Double Word Program Flowchart and Pseudo Code

Note: 1. Status check of b1 (Protected Block), b3 (V<sub>PP</sub> Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

- 2. If an error is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.
- 3. Address 1 and Address 2 must be consecutive addresses differing only for address bit A0.





Figure 13. Program Suspend & Resume Flowchart and Pseudo Code

Figure 14. Erase Flowchart and Pseudo Code



Note: 1. If an error is found, the Status Register must be cleared (CLRS instruction) before further P/E.C. operations.




Figure 15. Erase Suspend & Resume Flowchart and Pseudo Code




Figure 16. Command Interface and Program Erase Controller Flowchart (a)

Note: 1. If no command is written, the Command Interface remains in its previous valid state. Upon power-up, on exit from power-down or if  $V_{DD}$  falls below  $V_{LKO}$ , the Command Interface defaults to Read Array mode. 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.






Figure 17. Command Interface and Program Erase Controller Flowchart (b)

Note: 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.




Note: 2. P/E.C. status (Ready or Busy) is read on Status Register bit 7.





Devices are shipped from the factory with the memory content bits erased to '1'.

Table 27. Daisy Chain Ordering Scheme



For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

# M28W320CT, M28W320CB

# Table 28. Revision History

Date	Revision Details
February 2000	First Issue
04/19/00	Daisy Chain part numbering defined μBGA Package Outline diagram change (Figure 20) μBGA Chain diagrams, Package and PCB Connection re-designed (Figure 21, 22)
05/17/00	μBGA Package Outline diagram and Package Mechanical Data change (Figure 20, Table 30)

Table 29. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Mechanical Data


Symbol		mm			inches	
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.0472
A1		0.05	0.15		0.0020	0.0059
A2		0.95	1.05		0.0374	0.0413
В		0.17	0.27		0.0067	0.0106
С		0.10	0.21		0.0039	0.0083
D		19.80	20.20		0.7795	0.7953
D1		18.30	18.50		0.7205	0.7283
E		11.90	12.10		0.4685	0.4764
е	0.50	_	-	0.0197	_	-
L		0.50	0.70		0.0197	0.0276
α		0°	5°		0°	5°
N		48		48		
СР			0.10			0.0039

Drawing is not to scale.

Table 30.  $\mu\text{BGA47}$  - 8 x 6 balls, 0.75 mm pitch, Package Mechanical Data

Cumbal		mm			inch		
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.000			0.0394	
A1		0.180			0.0071		
A2	0.700	-	-	0.0276	-	-	
b	0.350	0.300	0.400	0.0138	0.0118	0.0157	
D	10.500	10.450	10.550	0.4134	0.4114	0.4154	
D1	3.750	-	-	0.1476	-	-	
ddd			0.080			0.0031	
е	0.750	-	-	0.0295	-	-	
E	6.390	6.340	6.440	0.2516	0.2496	0.2535	
E1	5.250	-	-	0.2067	-	-	
FD	3.375	-	-	0.1329	-	-	
FE	0.570	-	-	0.0224	-	-	

Figure 20.  $\mu$ BGA47 - 8 x 6 balls, 0.75 mm pitch, Bottom View Package Outline



Drawing is not to scale.





Figure 21.  $\mu$ BGA47 Daisy Chain - Package Connections (Top view through package)





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

