



# STP80NF10

## N-CHANNEL 100V - 0.014Ω - 80A TO-220 LOW GATE CHARGE STripFET™ POWER MOSFET

| TYPE      | V <sub>DSS</sub> | R <sub>DS(on)</sub> | I <sub>D</sub> |
|-----------|------------------|---------------------|----------------|
| STP80NF10 | 100 V            | < 0.018 Ω           | 80 A           |



- TYPICAL R<sub>DS(on)</sub> = 0.014Ω
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION

### DESCRIPTION

This Power Mosfet series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer application. It is also intended for any application with low gate charge drive requirements.

### APPLICATIONS

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL



### ABSOLUTE MAXIMUM RATINGS

| Symbol              | Parameter  | Value      | Unit |
|---------------------|--|------------|------|
| V <sub>DS</sub>     | Drain-source Voltage (V <sub>GS</sub> = 0)           | 100        | V    |
| V <sub>DGR</sub>    | Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)         | 100        | V    |
| V <sub>GS</sub>     | Gate- source Voltage                                 | ±20        | V    |
| I <sub>D</sub>      | Drain Current (continuous) at T <sub>C</sub> = 25°C  | 80         | A    |
| I <sub>D</sub>      | Drain Current (continuous) at T <sub>C</sub> = 100°C | 50         | A    |
| I <sub>DM</sub> (●) | Drain Current (pulsed)                               | 320        | A    |
| P <sub>TOT</sub>    | Total Dissipation at T <sub>C</sub> = 25°C           | 210        | W    |
|                     | Derating Factor                                      | 1.4        | W/°C |
| dv/dt (1)           | Peak Diode Recovery voltage slope                    | 9          | V/ns |
| E <sub>AS</sub> (2) | Single Pulse Avalanche Energy                        | 245        | mJ   |
| T <sub>stg</sub>    | Storage Temperature                                  | -65 to 175 | °C   |
| T <sub>j</sub>      | Max. Operating Junction Temperature                  | 175        | °C   |

(●) Pulse width limited by safe operating area

(1) I<sub>SD</sub> ≤ 80A, di/dt ≤ 300A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>.  
 (2) Starting T<sub>j</sub> = 25°C, I<sub>D</sub> = 80A, V<sub>DD</sub> = 50V

## STP80NF10

### THERMAL DATA

|                |  |      |      |
|----------------|--|------|------|
| Rthj-case      | Thermal Resistance Junction-case Max           | 0.71 | °C/W |
| Rthj-amb       | Thermal Resistance Junction-ambient Max        | 62.5 | °C/W |
| T <sub>l</sub> | Maximum Lead Temperature For Soldering Purpose | 300  | °C   |

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

| Symbol               | Parameter   | Test Conditions   | Min. | Typ. | Max.    | Unit     |
|----------------------|---|---|------|------|---------|----------|
| V <sub>(BR)DSS</sub> | Drain-source Breakdown Voltage                        | I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0  | 100  |      |         | V        |
| I <sub>DSS</sub>     | Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0) | V <sub>DS</sub> = Max Rating<br>V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C |      |      | 1<br>10 | μA<br>μA |
| I <sub>GSS</sub>     | Gate-body Leakage Current (V <sub>DS</sub> = 0)       | V <sub>GS</sub> = ±20V  |      |      | ±100    | nA       |

ON (1)

| Symbol              | Parameter                         | Test Conditions  | Min. | Typ.  | Max.  | Unit |
|---------------------|-----------------------------------|--|------|-------|-------|------|
| V <sub>GS(th)</sub> | Gate Threshold Voltage            | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA                               | 2    | 3     | 4     | V    |
| R <sub>DS(on)</sub> | Static Drain-source On Resistance | V <sub>GS</sub> = 10V, I <sub>D</sub> = 40 A   |      | 0.014 | 0.018 | Ω    |
| I <sub>D(on)</sub>  | On State Drain Current            | V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> ,<br>V <sub>GS</sub> = 10V | 80   |       |       | A    |

### DYNAMIC

| Symbol              | Parameter                    | Test Conditions  | Min. | Typ. | Max. | Unit |
|---------------------|------------------------------|--|------|------|------|------|
| g <sub>fs</sub> (1) | Forward Transconductance     | V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> ,<br>I <sub>D</sub> = 40 A |      | 20   |      | S    |
| C <sub>iss</sub>    | Input Capacitance            | V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0                                    |      | 4300 |      | pF   |
| C <sub>oss</sub>    | Output Capacitance           |  |      | 600  |      | pF   |
| C <sub>rss</sub>    | Reverse Transfer Capacitance |  |      | 240  |      | pF   |

**ELECTRICAL CHARACTERISTICS (CONTINUED)**

**SWITCHING ON**

| Symbol      | Parameter          | Test Conditions   | Min. | Typ. | Max. | Unit |
|-------------|--------------------|---|------|------|------|------|
| $t_{d(on)}$ | Turn-on Delay Time | $V_{DD} = 50V, I_D = 40A$                                       |      | 40   |      | ns   |
| $t_r$       | Rise Time          | $R_G = 4.7\Omega, V_{GS} = 10V$<br>(see test circuit, Figure 3) |      | 145  |      | ns   |
| $Q_g$       | Total Gate Charge  | $V_{DD} = 80V, I_D = 80A,$<br>$V_{GS} = 10V$                    |      | 140  | 189  | nC   |
| $Q_{gs}$    | Gate-Source Charge |   |      | 23   |      | nC   |
| $Q_{gd}$    | Gate-Drain Charge  |   |      | 51   |      | nC   |

**SWITCHING OFF**


| Symbol       | Parameter             | Test Conditions   | Min. | Typ. | Max. | Unit |
|--------------|-----------------------|---|------|------|------|------|
| $t_{d(off)}$ | Turn-off-Delay Time   | $V_{DD} = 27V, I_D = 40A,$<br>$R_G = 4.7\Omega, V_{GS} = 10V$<br>(see test circuit, Figure 3) |      | 134  |      | ns   |
| $t_f$        | Fall Time             |   |      | 115  |      | ns   |
| $t_{d(off)}$ | Off-voltage Rise Time | $V_{clamp} = 80V, I_D = 80A$<br>$R_G = 4.7\Omega, V_{GS} = 10V$                               |      | 111  |      | ns   |
| $t_f$        | Fall Time             | (see test circuit, Figure 5)  |      | 125  |      | ns   |
| $t_c$        | Cross-over Time       |   |      | 185  |      | ns   |

**SOURCE DRAIN DIODE**


| Symbol       | Parameter                     | Test Conditions  | Min. | Typ. | Max. | Unit |
|--------------|-------------------------------|--|------|------|------|------|
| $I_{SD}$     | Source-drain Current          |  |      |      | 80   | A    |
| $I_{SDM(1)}$ | Source-drain Current (pulsed) |  |      |      | 320  | A    |
| $V_{SD(2)}$  | Forward On Voltage            | $I_{SD} = 80A, V_{GS} = 0$   |      |      | 1.5  | V    |
| $t_{rr}$     | Reverse Recovery Time         | $I_{SD} = 80A, di/dt = 100A/\mu s,$<br>$V_{DD} = 50V, T_j = 150^\circ C$<br>(see test circuit, Figure 5) |      | 155  |      | ns   |
| $Q_{rr}$     | Reverse Recovery Charge       |  |      | 850  |      | nC   |
| $I_{RRM}$    | Reverse Recovery Current      |  |      | 11   |      | A    |

Note: 1. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5 %.  
2. Pulse width limited by safe operating area.


**Safe Operating Area**




**Thermal Impedance**




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations



Normalized Gate Threshold Voltage vs Temp.



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



TO-220 MECHANICAL DATA

| DIM. | mm    |      |       | inch  |       |       |
|------|-------|------|-------|-------|-------|-------|
|      | MIN.  | TYP. | MAX.  | MIN.  | TYP.  | MAX.  |
| A    | 4.40  |      | 4.60  | 0.173 |       | 0.181 |
| C    | 1.23  |      | 1.32  | 0.048 |       | 0.051 |
| D    | 2.40  |      | 2.72  | 0.094 |       | 0.107 |
| D1   |       | 1.27 |       |       | 0.050 |       |
| E    | 0.49  |      | 0.70  | 0.019 |       | 0.027 |
| F    | 0.61  |      | 0.88  | 0.024 |       | 0.034 |
| F1   | 1.14  |      | 1.70  | 0.044 |       | 0.067 |
| F2   | 1.14  |      | 1.70  | 0.044 |       | 0.067 |
| G    | 4.95  |      | 5.15  | 0.194 |       | 0.203 |
| G1   | 2.4   |      | 2.7   | 0.094 |       | 0.106 |
| H2   | 10.0  |      | 10.40 | 0.393 |       | 0.409 |
| L2   |       | 16.4 |       |       | 0.645 |       |
| L4   | 13.0  |      | 14.0  | 0.511 |       | 0.551 |
| L5   | 2.65  |      | 2.95  | 0.104 |       | 0.116 |
| L6   | 15.25 |      | 15.75 | 0.600 |       | 0.620 |
| L7   | 6.2   |      | 6.6   | 0.244 |       | 0.260 |
| L9   | 3.5   |      | 3.93  | 0.137 |       | 0.154 |
| DIA. | 3.75  |      | 3.85  | 0.147 |       | 0.151 |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>