AN1178 APPLICATION NOTE

80C51 / M88 FLASH+PSD Design Guide

The M88x3Fxx devices are members of ST's M88 FLASH+PSD family of flash-based peripherals for use with embedded microcontrollers (MCUs). These Programmable System Devices (PSDs) consist of memory, logic, and I/O. When coupled with a low-cost 80C51 MCU, the PSD forms a complete embedded flash system that is 100% In-System Programmable (ISP). There are many features in the PSD silicon and in the PSDsoft development software that make ISP easy, regardless of how much experience you have with embedded design.

This document offers two 80C51-based designs using an M88 FLASH+PSD device. The first is a simple system to get up and running quickly for basic applications or to check out your prototype 80C51 hardware. The second design illustrates the use of enhanced features of PSD In-System Programming as applied to the 80C51. You can start with the first design and migrate to the second if needed.

Typically, a host computer downloads firmware into an embedded flash system through a communication channel that is controlled by the MCU. This channel is usually a UART, but any communication channel that the 80C51 supports will do. The 80C51 must execute the code that controls the ISP process from an independent memory array that is not being erased or programmed. Otherwise, boot code and flash programming algorithms (ISP loader code) will be unavailable to the 80C51. It is absolutely necessary to use a secondary boot memory array (an independent memory that is not being programmed) to store the ISP loader code.

A system designer must choose the type of secondary boot memory to store ISP loader code (SRAM, FLASH, or EEPROM); each type has advantages and disadvantages. This secondary boot memory may reside external to the MCU or on-chip. A top-level view of an embedded ISP flash system with external memory is shown in Figure 1.




Figure 1. Embedded Flash System Capable of ISP (5 devices)

Another problem, which is specific to the 80C51 architecture, is related to the separate "Program" and "Data" address spaces. The 80C51 cannot write to Program space, but that is where the flash memory

January 2000 1/24

resides that holds 80C51 firmware. How can one program flash memory in-system if the 80C51 cannot write to program space?

A Common Solution

Without a PSD device, implementing ISP with the 80C51 can be difficult and time consuming. Philips' application note *AN440* contains a RAM loader program (bootstrap loader). It shows how to load code into an external RAM over a serial link after power-up and how to switch execution to that RAM to complete the boot sequence. This method can be a cumbersome and error prone exercise, which is difficult to debug and vulnerable to power outages.

To overcome the issue of Program space versus Data space, a common practice is to combine the two address spaces, which reduces the total address space of the 80C51 by 50%.

A Better, Integrated Solution

Figure 2 shows a two-chip solution using an M88 FLASH+PSD. This system has ample main flash memory, an optional secondary EEPROM or flash to hold the ISP loader code and general data, and an optional SRAM. All three of these memories can operate independently and concurrently; meaning the MCU can operate from one memory while erasing/writing the other. The PSD takes care of reclassifying memory as "Program" or "Data" space dynamically with built-in registers that the 80C51 can set at runtime. This easy method allows ISP without having to combine Program and Data spaces, as is commonly done. This system also has programmable logic, expanded I/O, and design security. The two-chip solution is 100% ISP.

M88x3Fxx Host **▶**JTAG 128 KByte Flash Computer Optional 32 KBvte 80C51 EEPROM/Flash System Optional 2KByte SRAM I/O Programmable Logic Communication I/O Channel **Embedded System** AI03340

Figure 2. Embedded Flash System Capable of ISP (2 devices)

An Additional ISP Method

The ISP method described so far requires MCU participation to exercise a communication channel to implement a download to the main flash memory. The M88x3Fxx also offers an alternative ISP method that uses a built-in IEEE-1149.1 JTAG interface, and requires no MCU participation. This means that a completely blank PSD can be soldered into place, and the entire chip can be programmed in-system using ST's FlashLINK JTAG cable and PSDsoft development software, which may be purchased from ST (please see www.st.com./flashpsd for details on how to order). No 80C51 firmware needs to be written. Just plug in the FlashLINK cable and begin programming memory, logic, and configuration. This is a powerful feature of the M88 FLASH+PSD family that allows immediate development of application code, smart manufacturing techniques, and easy field updates.

Taking a quick look inside the M8813F2x, as shown in Figure 3, you can see the three independent memory arrays, which are selected on a sector basis when the proper MCU address is decoded in the Decode PLD. The page register participates in memory decoding, which greatly simplifies paging. The MCU address, data, and control signals are routed throughout the chip and can be used within the general-purpose CPLD. The CPLD has 16 macrocells and 24 special latches for input signals. All 16 macrocells and 24 input latches can be accessed directly by the MCU in silicon. No extra design effort is needed. This MCU access feature is great for loadable shift registers, counters, mailboxes, and state machines. There are 27 I/O pins that can be used for PLD I/O, latched address output, MCU I/O, Peripheral I/O, and ISP. A power management scheme can selectively shut down parts of the chip and tailor special power saving mechanisms on the fly. The security feature can block access to all areas of the chip from a device programmer/reader. Lastly, the self-contained JTAG controller allows ISP of all areas of the chip, even with a completely blank device that is soldered onto a circuit board.

M8813F2x MCU Address / Data / Control Bus ₽ Data Page Port 128 KByte Reg Flash Bus Address / 0 8 sectors 0 32 KByte Δ Decode **Boot Flash** Port PLD 4 sectors Bus 0 2 KByte SRAM Control PLD MCU Port C Power Mngt CPI D 16 Macrocells 9 24 Input Latches Device Security Δ I/O Port JTAG Controller AI03322

Figure 3. Top Level Block Diagram of M8813F2x

SIMPLE DESIGN EXAMPLE

The first design example outlines the steps required to get an 80C51-based system up and running quickly. A connection diagram, memory map, and the necessary design file for the PSDsoft software development environment are provided. An M8813F2x was used for this example. However, other members of the M88 FLASH+PSD family may be used instead, with minor changes to the sample design file. Please see the *M88 FLASH+PSD Family Data Sheet* for a comparison of family members.

Physical Connections

Connect your 80C51 to the M8813F2x as shown in Figure 4. Similar connections can be used for other members of the M88 FLASH+PSD family. The JTAG programming channel and SRAM with battery backup connections are optional.




Figure 4. Physical Connections, 80C51 and M8813F2x

Memory Map

For this simple design, we used an M8813F2x with the following memories:

- 128 KBytes main flash memory, broken into eight 16 KByte sectors denoted fs_{i (i = 1-8)}
- 32 KByte boot flash, broken into four 8 KByte sectors denoted $csboot_{j (j = 1-4)}$. The M8813F1x has a boot EEPROM instead of flash. Therefore, $ees_{j (j = 1-4)}$ would be used in place of $csboot_{j}$.
- 2 KByte SRAM (rs0)
- 256 Byte configuration register (csiop).

The PSD memory sectors are defined in the PSDabel file in PSDsoft. We use the boot memory to hold the ISP boot loader code, 80C51 interrupt vectors, and common firmware functions. For this example, we execute from boot flash only and leave the main flash in Data Space. A sample memory map is shown in Figure 5.




Figure 5. Memory Map, Simple 80C51 / M8813F2x Design

Note the following about the sample memory map shown in Figure 5:

- It is broken up into two 64 KByte spaces: Program and Data Space.
- The 32 KBytes of the boot memory is mapped to Program Space.
- The main flash memory is mapped to Data Space so that the contents can be programmed.
- All of main flash except fs1 is paged because of the limited address range of the 80C51.
- The PSD Control Register and SRAM are located at the bottom of Data Space.

Note that placing the main flash and boot memory into Program Space or Data Space is accomplished with the PSD VM Register. PSDsoft is used to define the initial value of the VM Register when the system powers up or is reset. This initial value is stored in the fuse-map that gets programmed into the PSD. At run-time, the VM register can be changed by writing to it with the MCU. This is illustrated in the enhanced design (starting on page 17).

The boot memory holds the following vectors and code:

- 80C51 reset vector and initialization routines
- 80C51 interrupt vectors and service routines
- I/O management

Since Figure 5 is a sample memory map, you may wish to change it. To do so, simply change the Hardware Description Language (HDL) equations for the Decode PLD for the desired sectors. Equations are written and compiled in the PSDsoft software development environment, using the Hardware Description Language, ABEL (called "PSDabel" as packaged in PSDsoft). For example, if you have an

M88 FLASH+PSD part that does not contain the optional boot memory, you will want to have the main flash located in Program Space. See Appendix A for a sample memory map for parts with no secondary boot memory.

PSDsoft Design Entry

Highlights of design entry will be given here. Please refer to Application Note *AN1154* for a thorough coverage of all the features of PSDsoft. This section is meant to show you just the essentials to get you going. Here are the steps:

Invoke PSDsoft and Open a New Project


- Start PSDsoft.
- Open a new project.
- Enter your project name and directory (in this example, it is named "yourfile" in the directory PSDSOFT\YOUR_PROJECT).
- Select an M8813F2x
- Select the 80C31 template
- Click OK.

Now you have your project established, based on an M8813F2x and an 80C31.

Design Flow Window

The design flow window shows all of the major steps of the design process, as shown in Figure 6. Clicking on a box within the design flow window invokes the associated process.

Figure 6. Design Flow Window



Device Configuration

Click on the Device Configuration box in the design flow window to configure the PSD for connection to an 80C51. You should make selections with your mouse to match Figure 7.




Figure 7. Device Configuration Window

Now go to the JTAG Configuration tab and click the boxes, as shown in Figure 8, if you want to dedicate six pins of Port C to be the JTAG channel for In-System-Programming. See Application Note *AN1153* for options regarding JTAG.

OΚ


Annulei

AI03343

Click OK to save this configuration and get back to the design flow window.

By default, the device is set to allow JTAG downloads, but the default setting of PSDSOFT is to disable this function. If you do not configure the device in the way described (in Figure 8) the JTAG download cell will be disabled for all subsequent programming sequences, and the device will disallow JTAG downloads. From this state, the only way to restore the device is to use PSDpro programmer (M8PSDPRO). You are strongly advised to use only the configuration described above.

Figure 8. Device Configuration Window – JTAG Configuration Tab



PSDabel Design Entry

Click on the "Design Entry" box of the design flow window so you can enter your HDL equations using PSDabel. Since you selected an 80C31 template previously, the basis of the design will already be there; you just have to edit the PSDabel template, as shown in Figure 9.

Figure 9. PSDabel Design Entry Window

Edit the template

The default 80C31 template that you see on the screen has numerous elements inside to illustrate many features of the M88 FLASH+PSD family. To simplify things, edit the template file that you see to look like the following simple PSDabel file. You can cut and replace the following text from this document by using Adobe's "Text Selection Tool". Be sure to change the module name in the very first line from "new" to whatever you named your project when you first created it.

```
module new
title 'Simple 80C51 embedded flash design';
// The following declarations are 80C51 bus input signals to the PSD PLDs.
//
    pin; "Active-low write strobe input
WY
    pin; "Active-low read strobe input
rd
psen pin; "Active-low Program Space enable input
   pin; "Address latch enable input
ale
reset pin; "Active-low reset input
a15..a0 pin; "Address input (demultiplexed)
address = [a15..a0]; "Group the address inputs
//
// Port pin assignments. See Application Notes AN1171 and AN1154 for details on
// assigning port pins. No I/O pins are used in this simple 80C51 example.
// Be aware that you have clicked the boxes in 'Device Config' to dedicate
// 6 of the 8 Port C pins for JTAG use. See Application Note AN1153 for details
// on JTAG and Port C
//
           Internal Node Declarations
//
// Main flash memory sectors: all M88x3Fxx devices have a 256 KByte main
// flash, which is broken up into eight 16 KByte sectors (fs0-fs7).
//
fs7..fs0node;
// Optional Boot flash: the M8813F2x devices have a 32 KByte boot flash.
// This boot flash is broken up into four 8 KByte sectors (csboot0-csboot3).
//
csboot3..csboot0node;
```

```
//
// Optional SRAM: the M88x3Fxx devices have a 2 KByte SRAM. The
// SRAM is one sector.
//
rs0 node;
//
// PSD Control Register: all M88x3Fxx devices have a control register that
// is 256 bytes.
//
csiopnode;
//
// Page Register bits to be used for paging
pgr1..pgr0node;
Page = [pgrl..pgr0]; "Group the page register bits
// constant symbol
X = .x.;
                     " X is a Don't Care symbol
//
              Equations Section
//
EQUATIONS
// Write chip select equations to implement the memory map
// (NB: the use of the (page == X ) expression, below, is optional)
fs0 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 3);
fs1 = (address >= ^h4000) & (address <= ^h7FFF) & (Page == X);
fs2 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 0);
fs3 = (address >= ^hC000) & (address <= ^hFFFF) & (Page == 0);
fs4 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 1);
fs5 = (address >= ^hC000) & (address <= ^hFFFF) & (Page == 1);
fs6 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 2);
fs7 = (address >= ^hC000) & (address <= ^hFFFF) & (Page == 2);
csboot0 = (address >= ^h0000) & (address <= ^h1FFF);</pre>
csboot1 = (address >= ^h2000) & (address <= ^h3FFF);</pre>
csboot2 = (address >= ^h4000) & (address <= ^h5FFF);</pre>
csboot3 = (address >= ^h6000) & (address <= ^h7FFF);</pre>
rs0 = (address >= ^h2000) & (address <= ^h27FF);
```

```
csiop = (address >= ^h2800) & (address <= ^h28FF);

//

// Write equations for general logic and external chip select equations
// here. See Application Notes AN1171 and AN1154 for details.
//
end</pre>
```

Notice the following about this simple PSDabel file (in order):

- The pin declarations for connection to the 80C51 occur at the beginning of the file.
- No PSD general-purpose I/O pins are declared in this example for simplicity. These features can be easily implemented. (See Application Notes *AN1171* and *AN1154* for examples using I/O pins.)
- The HDL equations appear for the selection of internal PSD memory sectors and the PSD control register. Each memory sector is assigned to an address range according to the memory map of Figure 5.
- No equations for the CPLD were shown. For examples, see Application Notes AN1171 and AN1154.
- Even though rs0 and csiop appear to overlap csboot1, they do not because the VM register controls which space (Program or Data) they appear in.

Logic Synthesis and Fitting

After you have edited the PSDabel template file to look like the above file, go to the design flow window and click on the "Logic Synthesis and Fitting" box. Now PSDsoft will compile the PSDabel file and then synthesize the PSDabel statements into reduced logic that fits the M8813F2x silicon. When this process is complete, a report will pop up that shows the resulting pin assignments and reduced equations. This is the fitter report, which you can use to document your design. Notice the pin assignments for the JTAG channel in the fitter report.

C Code Generation

You can take advantage of the provided low-level C code drivers for accessing memory elements within the PSD by clicking on the "C Code Gen" box in the design flow window. To get the C functions and headers, specify the folder in which you want the ANSI C files to be written. ANSI C code functions and headers are generated for you to paste into your 80C51 C compiler environment in the folder you specify. Simply tailor the code to meet your system needs. See Application Note *AN1153* for details on the C code generation feature.

MCU Code Mapping


Now that the fitting process is complete, PSDsoft has created a fuse pattern that reflects the PSD configuration and logic of your design. PSDsoft places this fuse information into a file (the .obj file). However this fuse pattern does not yet contain the 80C51 firmware. The next step will accomplish this, producing an .obj file that contains the PSD configuration and the 80C51 firmware. This final .obj file is what gets programmed into the PSD. Note: the first .obj file that is created without MCU firmware can be used for logic simulation. See Application Note *AN1154* for details. That same .obj file is appended with MCU firmware in the next step below.

For this step, MCU Code Mapping, you will input the firmware file(s) that contain absolute addresses from your 80C51 compiler/linker in Intel HEX format. The Address Translator will map these files into the memory sectors of the PSD according to the HDL equations that you entered in PSDabel. This mapping

process translates the absolute system addresses that 80C51 uses into physical internal PSD addresses that are used by a programmer to program the PSD. The address translation process is transparent. All you need to do is type in the file name(s) that were generated from your 80C51 linker into the appropriate boxes, and PSDsoft does the rest.

Go to the design flow window and click the "MCU Code Mapping" box. You should see the warning shown in Figure 10 as the utility starts:

Figure 10. MCU Code Mapping Warning




For this example, you can ignore this warning and click "OK" because we are only placing 80C51 code into flash boot sectors csboot0 and csboot1, which are not paged. Here is an explanation of the warning, as it will apply later on if you page your firmware:

As an aside, it is worth noting that PSDsoft attempts to populate all of the address range boxes for you, based on your PSDabel equations. These are the absolute address ranges that PSDsoft will expect to see inside the file(s) generated by your 80C51 linker. However, if PSDsoft sees that paging information is used in your PSDabel memory sector equations, PSDsoft warns you it has filled in address ranges that may be ambiguous (overlapping or dependent on non-address signals, like page register bits) and it is up to you to resolve them. How you resolve them is purely a function of your 80C51 compiler/linker and how it handles paging. For example, some MCU linkers will generate a different file for each memory page of firmware, and each of these files will contain MCU addresses that do not exceed 16 bits. Other linkers will put all of the memory pages of firmware into a single file using MCU addresses greater than 16 bits to represent multiple pages (extends 16-bit addresses with page bits). Either method requires you to type the appropriate file name(s) and address ranges into the window based on how your particular 80C51 linker operates.

After clicking "OK" to the warning message, as shown in Figure 11.


Figure 11. Address Translation Window



The far left column contains individual PSD memory sectors. The next column shows the logic equations for selection of each memory sector (shown for reference only). In the middle are the address ranges that were specified in the PSDabel file to create the memory map. PSDsoft filled in these address fields for you. PSDsoft expects to find these absolute MCU addresses within your 80C51 linker file(s) when they are imported. On the right are boxes where you type in the name of the file(s) (including path) that your 80C51 linker created. Notice that you can select Motorola S-Record or Intel Hex Record for the input type. Leave the "Mapping Mode" set to "Direct".

Now slide the scroll bar down until you see csboot0 and csboot1, as shown in Figure 12.

Figure 12. Address Translation Window – after scrolling



Type in the name of the file from your 80C51 linker that contains the firmware that will boot up your system. For this example we called it boot.hex. This file can contain very simple 80C51 code that configures your

system hardware and performs rudimentary tasks to check out your new hardware. In this example, there are 16 KBytes available in flash boot sectors csboot0 and csboot1, which is more than enough for this simple boot and test code. After your new hardware is proven, you can add more code to the boot area for advanced tasks, such as implementing a download to main flash memory from a host computer, as shown in the enhanced design (starting on page 17).

No file names are required for the main flash regions (fs0-fs7) because we are only operating out of boot flash for now.

Click "OK", and the address translate process will produce the final .obj file that you can use to program the PSD.

Programming the PSD

The .obj file can be programmed into the PSD in one of three ways:


- The ST FlashLINK JTAG cable, which connects to the PC parallel port.
- The ST PSDpro device programmer, which also connects to the PC parallel port.
- Third-party programmers, such as DATA I/O, Stag, and Needhams. Please see the web site at www.st.com/flashpsd for a list of compatible third-party programmers.

First we show you how to use the FlashLINK JTAG cable to program the PSD.

Programming with FlashLINK

Connect the FlashLINK JTAG cable to the PC parallel port. Click the "JTAG Programming" box in the design flow window, causing the display shown in Figure 13 to pop up.

Figure 13. JTAG Chain Setup Window



This window allows you to describe the JTAG chain that exists on your circuit board, your desired operation, and also offers a loop-back test for your FlashLINK cable. If this is your first time using the FlashLINK cable, you should test it by clicking on the "HW Setup" button, then click the "LoopTest" button and follow the directions.

This design example uses a JTAG chain of one device, which is the most typical case. Now let us define the JTAG chain:

- Specify the .obj file to be programmed into the PSD. Click the "browse" button within the "Chain Information" area to find your file. In this example, it is yourfile.obj, as shown in Figure 13.
- Choose the device name, M8813F2x, also as shown in Figure 13.
- Click the "Add" button to add the .obj file and the PSD device to the chain definition, as shown.

Now that the file and part are specified, you must specify the operation that you want to perform. In this case we want to program the device. Notice in the highlighted line for device number one in the window above, the operation is currently "ByPass". This is the default operation for all devices that are added to the JTAG chain.

Let us change that operation by clicking the right mouse button on the highlighted line, as shown in Figure 14.




Figure 14. JTAG Chain Setup Window – after pulling down the Bypass menu

Now choose "Program" from the list that appears in the small pop up box. Once you select "Program", you will be given a choice to program all of the PSD, or just certain regions. Click "All" for this example.

Again, right-click on the highlighted line for device number one. This time, just for reference, click on "Properties". This is where you can specify use of 6 pins or 4 pins for the JTAG channel. You can also

specify the default state of I/O pins while JTAG operations are occurring. Notice that the default JTAG setup in this window is "Option 3" (6 JTAG pin channel), and all I/O pins are in high-impedance input mode. Just click "Cancel" to move on, since we are using all the default choices on this screen.

Now everything has been defined in the JTAG chain of one device: the file name, the type of PSD, and the desired operation. To begin programming the device, just click the "Go" button. After programming is complete, you can save the JTAG setup for this programming session to a file for later use. To do so, click on the "Save" button in the "JTAG Chain File" section of the window. See Application Notes *AN1153* and *AN1154* for details on all the features of the JTAG channel and this JTAG Chain Setup window.

Programming with PSDpro

Connect the PSDpro device programmer to your PC parallel port per the installation instructions. Click on the "Device Programmer" box in the design flow window, as shown in Figure 15.

Parallel Programming - No Hardware © | To | 55 | To | © | **←** | → M8813F2X Flash [00000 - 1FFFF] FS0: 00000 0123456789ABCDEF new.obj FF FF FF FF 00000 |FF| |FF FF FF FF FF FF FF FF FF FF lff. FF FF FF 00010 lff IFF FF FF FF FF FF |FF FF FF FF FF FF 00020 FF FF FF FF FF FF FF FF FF |FF FF FF FF FF FF IFF 00030 lff lff lff. lff. **IFF** lff lff lff lff. lfF. lff. 00040 FF 00050 lff |FF FF 00060 lff. lff lff lff lff |FF FF FF |FF |FF FF FF |FF |FF FF 00070 FF. FF FF FF lFF. lff lff. lff. lff. lff. lff. lff. lff lff. lFF. lff 00080 lff. lff. FF 00090 FF 000A0 lff. lff. FF IFF AI03323

Figure 15. Parallel Programming Window

If this is the first use of the PSDpro, click on the "Htest" icon to perform a test of the PSDpro and the PC port. After testing, place an M8813F2x into the socket of the PSDpro and click on the "Program" icon. (The .obj file is automatically loaded when this process is invoked). The messaging of PSDsoft will inform you when programming is complete. See Application Note *AN1154* for details on all the features of this "Parallel Programming" window.

This window is also helpful even if you do not have a PSDpro programmer. You can use this window to see where the Address Translate utility of PSDsoft has placed the 80C51 firmware within physical memory of the PSD. For this design example, you can click on the boot flash icon in the tool bar. Notice the 80C51 reset vector at absolute MCU addresses 0000h and 0002h, translates to PSD boot flash physical addresses 20000h and 20002h, respectively. To see how all of your 80C51 absolute addresses translated into physical PSD memory addresses, click "View" from the main tool-bar and select "Address Translation Report". The start and stop addresses in the report are the absolute MCU system addresses that you have specified. The addresses shown in square brackets are direct physical addresses used by a device programmer to access the memory elements of the PSD in a linear fashion (a special device programming mode that the MCU cannot access).

ENHANCED DESIGN EXAMPLE

This second design example builds upon the first to add enhanced features to this ISP capable system. The physical connections between the 80C51 and M8813F2x do not change, but the memory map and PSDabel equations do. The focus of this enhanced design is to show how the memories of the M8813F2x can be used concurrently. This means swapping the boot code out of Program Space after the initial boot sequence has completed. The boot code can then be updated if desired.

Physical Connections

This is the same as for the simple design example (starting on page 4).

Memory Map

The boot sequence and memory swap is a four-step process, as shown in Figure 16 to Figure 19.




Figure 16. Memory Map, Enhanced Design at Boot-Up/ISP

Memory Map Configuration at Boot-Up

Figure 16 shows how the memory map looks at system power-on or at system reset. The SWAP bit is one of the eight internal PSD page register bits, whose value is zero by default. The SWAP bit is an example of how the page register bits can be implemented for uses other than memory paging. The VM Register controls which space (Program or Data) the PSD memories appear in and can be set prior to run-time


using PSDsoft Configuration. The VM register resides in the PSD and can be accessed at any time by the 80C51. (See the *M88 FLASH+PSD* data sheet.) Here is what the 80C51 does upon power-up or reset:

- Boot from flash boot csboot0 at address 0000h
- Perform a check-sum of main flash memory
- Download main flash memory from a host computer if needed and validate contents.

Memory Map Configuration After Moving the Main Flash

The next step is to move the main flash from Data Space to Program Space. To do so, while executing out of the boot flash, write 06h to the VM register. You will now have the memory map shown in Figure 17.

Figure 17. Memory Map After Moving the Main Flash to Program Space



Memory Map Configuration After Setting the SWAP bit

Next, we want to transfer execution to main flash sector fs1. Once we are executing out of main flash, it is desired to set the SWAP bit to re-map the flash boot sectors csboot0/csboot1 out of the MCU boot area and replace it with main flash sector fs0, as shown in Figure 18. This swapping action is implemented by including the SWAP bit in the PSDabel equations for the memory chip select equations. (Please see the PSDabel file, on page 21)

Program Space Data Space Not FS3 FS5 FS7 Mappe Page 3 Page 0 Page 1 16 KByte 16 KByte Page 2 16 KByte CSBOOT1 **Boot Memory** Boot Flash Sector 8 KBytes temporarily overlaps A000 Unmapped Flash segments CSBOOT0 48 KBytes FS2, FS4 and FS6 Boot Flash Sector 8 KBytes Execute from Swap Here FS1 16 KBytes (Flash Sector 1) 4000 4000 Unmapped 2900 PSD Control Register (CSIOP) 256 Bytes Optional SRAM (RS0) FS0 2800 Not to 16 KBytes Scale 2 KBytes Unmapped (Flash Sector 0) 2000 to 8 KBytes 0400 8xC51 RAM Up to 1 KByte 0000 0000 swap = 1enable_data_half = 0 VM Register = 06h AI03348

Figure 18. Memory Map After Setting the SWAP bit

Memory Map Configuration After Moving the Boot Flash to Data Space

The final step is to move the boot flash to Data Space so that it can be updated if desired. To move the boot flash to Data Space, write 0Ch to the VM register. Once the VM register has been written, you can program either half of the boot flash, depending on how the ENABLE_DATA_HALF bit is set. Figure 19 shows the final state of the memory map.




Figure 19. Memory Map After Moving the Boot Flash to Data Space

In this final configuration, the 80C51 has available:

- 32 KBytes main flash (fs0 and fs1) in the bottom of Program Space common to all pages
- 96 KBytes main flash in Program Space across three pages (8000h-FFFFh)
- 2 KBytes of SRAM in addition to the SRAM that resides on the 80C51
- 16 KBytes of boot flash for general data storage in Data Space (C000h-FFFFh)
- 16 KBytes of boot flash for boot and ISP loader code in Data Space (8000h-FFFFh).

Each time this 80C51 system gets reset or goes through a power-on cycle, the PSD presents the memory map of Figure 16 to the MCU, and the boot sequence is repeated.

PSDsoft Design Entry

The 80C31 design template that is installed with your copy PSDsoft contains the PSDabel file needed to implement this second design example. Just do the following:

- Open a new project
- Select an M8813F2x
- Select the 80C31 design template to get the core of this design
- Tailor the PSDabel template to meet your system needs
- Synthesize and fit the design
- Map the MCU Code (80C51 firmware)
- Program the part.

When mapping the 80C51 firmware in the Address Translate utility of PSDsoft for this second design example, you still do not need to specify any HEX file for the PSD main flash area. You only need to specify the 80C51 linker file(s) for the boot flash area (as in the first simple design) because the 80C51 will execute code from boot flash and download to main flash memory. For reference, the following are the only PSDabel statements that differ between the simple design and this enhanced design.

```
swap node 117;
                 "This is an unused page register bit 'pgr7'
enable_data_half node 116; "This is an unused page register bit 'pgr6'
// Node numbers are used the declarations above instead of reserved the names,
// pgr7 and pgr6. This allows the actual names, SWAP and ENABLE_DATA_HALF to
// appear throughout the reduced logic equations, making reports more readable
// also making files compatible with future PSDsoft features.
// The following memory select equations match the memory maps of
// Figure 16 to Figure 19. Notice the use of the SWAP and ENABLE DATA HALF bits.
fs0 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 3) & !swap)
  # ((address >= ^h0000) & (address <= ^h3FFF) & swap);
fs1 = (address >= ^h4000) & (address <= ^h7FFF);
fs2 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 0);
fs3 = (address >= ^hC000) & (address <= ^hFFFF) & (Page == 0);
fs4 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 1);
fs5 = (address >= ^hC000) & (address <= ^hFFFF) & (Page == 1);
fs6 = (address >= ^h8000) & (address <= ^hBFFF) & (Page == 2);
fs7 = ((address >= ^hC000) & (address <= ^hFFFF) & (Page == 2);
csboot0 = ((address >= ^h0000) & (address <= ^h1FFF) & !swap)</pre>
    # ((address >= ^h8000) & (address <= ^h9FFF) & swap & !enable data half);
csboot1 = ((address >= ^h2000) & (address <= ^h3FFF) & !swap)
    # ((address >= ^hA000) & (address <= ^hBFFF) & swap & !enable_data_half);
csboot2 = (address >= ^hC000) & (address <= ^hDFFF) & swap & enable data half;
csboot3 = (address >= ^hE000) & (address <= ^hFFFF) & swap & enable_data_half;
```

CONCLUSION

These examples are just two of an endless number of ways to configure the M88 FLASH+PSD for your system. Concurrent memories with a built-in programmable decoder at the sector level offer excellent flexibility. Also, as you have seen with the SWAP and ENABLE_DATA_HALF bits, the page register bits do not have to be used just for paging through memory. The ability to expand your system does not require any physical connection changes, as everything is configured internal to the PSD. And finally, the JTAG channel can be used for ISP anytime, and anywhere, with no participation from the MCU. All of these features are cross-checked under the PSDsoft development environment to minimize your effort to design a flash 80C51 system capable of ISP.

REFERENCES

- M88 FLASH+PSD Family Data Sheet
- Application Note AN1153 for detailed use of the JTAG channel
- Application Note AN1171 for details on the CPLD and I/O pins
- Application Note *AN1154* for a design tutorial, and details on PSD I/O, CPLD, logic simulation, and PSDsoft features.
- Application Note *AN1176* for a design guide for the 68HC11 and M8813F1x.
- Application Note *AN1177* for a design guide for the 80C51XA and M8813F2x.

APPENDIX A—CONNECTING TO AN M88X3F3X (WITH NO BOOT MEMORY)

Figure 20 shows a sample memory map for connecting to an M88x3F3x (with no secondary boot memory). This memory map assumes you have downloaded the main flash with the FlashLINK cable or you have booted from a separate PROM and have downloaded the flash using the MCU. In either case, you must change your design file (.abl) to account for the lack of boot memory.

Program Space Data Space FFFF FFFF Not FS7 FS3 FS5 Mappe Page 0 Page 1 16 KByte 16 KByte Page 2 16 KByte Page 3 16 KByte C000 Not FS2 FS5 FS4 Mapped Unmapped 48 KBytes Page 0 Page 1 16 KByte 16 KByte Page 2 16 KByte Page 3 16 KByte 8000 FS1 16 KBytes (Flash Sector 1) 4000 Unmapped 5.75 KBytes
PSD Control Register (CSIOP) 2900 256 Bytes Optional SRAM (RS0) FS0 2800 Not to 16 KBytes Scale 2 KBytes (Flash Sector 0) Unmapped 7 to 8 KBytes 8xC51 RAM Up to 1 KByte 0000 AI03350

Figure 20. Memory Map for an M88x3F3x Device (with No Secondary Boot Memory)

For current information on M88 FLASH+PSD products, please consult our pages on the world wide web: www.st.com/flashpsd

If you have any questions or suggestions concerning the matters raised in this document, please send them to the following electronic mail addresses:

apps.flashpsd@st.com (for application support)
ask.memory@st.com (for general enquiries)

Please remember to include your name, company, location, telephone number and fax number.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 2000 STMicroelectronics - All Rights Reserved

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com