



QRR9903

QUALITY & RELIABILITY REPORT

October 1998 September 1999 - EPROM, Flash Memory, EEPROM and NVRAM Products

INTRODUCTION

STMicroelectronics manufactures a wide range of memory types which include:

Non-volatile memories: Flash memory, UV EPROM, OTP EPROM and EEPROMs. EPROM products are manufactured in both 1.5µm NMOS and 0.8µm to 0.35µm CMOS technology; Flash memories in 0.8µm to 0.35µm CMOS technology; OTP EPROMs in 0.8µm to 0.35µm and EEPROMs in 1.2µm to 0.6µm CMOS technology.

Packages for non-volatile memories include both ceramic FDIP and plastic PDIP, PLCC, SO and TSOP.

Non-volatile RAM: ZEROPOWER and TIMEKEEPER ranges are manufactured in 1.2-0.7µm HCMOS technology.

Packages for ZEROPOWER and TIMEKEEPER products use a modified PDIP or SO with an additional "top hat" assembly mounted above and containing a Lithium battery and optionally a quartz crystal. The battery and crystal are sealed in the plastic cap with a plastic resin.

The results presented in this quarterly report cover the tests made from October 1998 September 1999. Regular reports are issued each quarter with the last years cumulative results.

Director of
Memory Products Group
Quality Control & Reliability

Attilio PANCHIERI

Find the report to the ST web site at www.st.com

CONTENT

Table 1.	Final Average Outgoing Quality (AOQ)	pag.	5
Table 2.	Failure Rate Predictions (Fit)	pag.	6
Table 3.	NMOS E3/1.5µm Process UV EPROM Reliability Data, Die Related Tests	pag.	7
Table 4.	CMOS E5/0.6µm Process (–35% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	8
Table 5.	CMOS E6/0.6µm Process (–10% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	9
Table 6.	CMOS E6DM/0.6µm Process UV EPROM Reliability Data, Die Related Tests	pag.	10
Table 7.	CMOS E6DM/0.5µm Process (-15% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	11
Table 8.	CMOS E6/0.35µm Process (-30% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	12
Table 9.	UV EPROM Reliability Data, Package Related Tests (Ceramic Frit-Seal)	pag.	13
Table 10A.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	14
Table 10B.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	15
Table 11A.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	16
Table 11B.	CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	17
Table 12.	CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	18
Table 13A.	CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	19
Table 13B.	CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	20
Table 14.	CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	21
Table 15.	CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	22
Table 16.	CMOS E6/0.35µm Process (-30% upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	23
Table 17.	CMOS E6/0.35µm Process (–30% upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	24
Table 18.	CMOS T5/0.8µm Process (–20% upgrade) Flash Memory Reliability Data, Die Related Tests	pag.	25
Table 19.	CMOS T5/0.8µm Process (–20% upgrade) Flash Memory Reliability Data, Package Related Tests	pag.	26
Table 20A.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests	pag.	27
Table 20B.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests	pag.	28
Table 21A.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests	pag.	29
Table 21B.	CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests	pag.	30
Table 22.	CMOS T6X/0.35µm Process Flash Memory Reliability Data	pag.	31
Table 23.	CMOS T6X/0.35µm Process Flash Memory Reliability Data, Die Related Tests	pag.	32
Table 24.	CMOS F4/1.2µm Process EEPROM Reliability Data, Die Related Tests	pag.	33

Table 25.	CMOS F4/1.2µm Process EEPROM Reliability Data, Package Related Tests	pag. 34
Table 26A.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests	pag. 35
Table 26B.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests	pag. 36
Table 27A.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests	pag. 37
Table 27B.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests	pag. 38
Table 27C.	CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests	pag. 39
Table 28A.	CMOS F6 0,6µm Process EEPROM Reliability Data, Die Related Tests.	pag. 40
Table 28B.	CMOS F6 0,6µm Process EEPROM Reliability Data, Die Related Tests.	pag. 41
Table 29A.	CMOS F6 0,6µm Process EEPROM Reliability Data, Package Related Tests	pag. 42
Table 29B.	CMOS F6 0,6µm Process EEPROM Reliability Data, Package Related Tests	pag. 43
Table 30.	HCMOS S3/1.2µm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests	pag. 44
Table 31.	HCMOS S3/1.2mm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests	pag. 44
Table 32.	HCMOS 4DZ/0.8µm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests	pag. 45
Table 33.	HCMOS 4DZ/0.8mm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests	pag. 45
Table 34.	HCMOS 4DZ/0.7µm Process ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests.	pag. 46
Table 35.	HCMOS 4DZ/0.7mm Process ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests	pag. 46
Table 36.	HCMOS 4PZ/0.6µm PROCESS ZEROPOWER SRAM Reliability Data, Die Related Tests	pag. 47
Table 37.	HCMOS 4PZ/0.6µm PROCESS ZEROPOWER SRAM Reliability Data, Package Related Tests	pag. 47
Table 38.	ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests	pag. 48
Table 39.	ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests	pag. 48
Table 40.	Statistical Process Control: CMOS E5/0.6µm Process (–35% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag. 49
Table 41.	Statistical Process Control: CMOS E6DM/0.5µm Process (–15% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line	pag. 50
Table 42.	Statistical Process Control: CMOS E6/0.6µm Process (–10% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag. 51
Table 43.	Statistical Process Control: CMOS E6/0.6µm Process (–10% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line	pag. 52
Table 44.	Statistical Process Control: CMOS E6/0.35µm Process (–30% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag. 53
Table 45.	Statistical Process Control: CMOS E6/0.35µm Process (–30% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line	pag. 54
Table 46.	Statistical Process Control: CMOS T5/0.8µm Process (–20% upgrade) Flash Memory, Agrate - Italy F8 Diffusion Line	pag. 55
Table 47A.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag. 56
Table 47B.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag. 57

Table 48A.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag.	58
Table 48B.	Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag.	59
Table 49A.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag.	60
Table 49B.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag.	61
Table 50A.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag.	62
Table 50B.	Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag.	63
Table 51.	Statistical Process Control: CMOS F6 0.6µm Process EEPROM Memory, Agrate - Italy F8 Diffusion Line	pag.	64
Table 52A.	Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line	pag.	65
Table 52B.	Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line	pag.	66
Table 53.	Statistical Process Control: UV EPROM Ceramic Frit-Seal Package Assembly Line, Singapore	pag.	67
Table 54.	Statistical Process Control: TSOP Package Assembly Line, Singapore	pag.	67
Table 55.	Statistical Process Control: PLCC Package Assembly Line, Singapore	pag.	67

Table 1. Final Average Outgoing Quality (AOQ)
October 1998 September 1999

Process	Electrical ppm				Visual ppm			
	4Q98	1Q99	2Q99	3Q99	4Q98	1Q99	2Q99	3Q99
UV EPROM CMOS NMOS	4 0	6 0	5 0	10 0	9 0	8 0	8 0	14 0
OTP EPROM CMOS	14	20	19	10	5	13	9	7
FLASH CMOS	8	3	2	1	12	12	10	6
NVRAM CMOS	0	0	0	0	0	5	0	6
EEPROM CMOS	3	2	5	2	7	11	5	5

Table 2. Failure Rate Predictions (Fit)
October 1998 September 1999

Process	Actual Device hrs		Temperature Activation Energy (eV)	Voltage Acceleration Factor	Equivalent hrs 55 °C (x 10 ⁶)	Life Test Failure	Failure Rate (Fit) Confidence Level	
	Dev. hrs (x 10 ⁶)	Temp. (°C)					60%	90%
UV EPROM								
CMOS E5 -35%	1.159	140	0.6	4.0	318	0	2.87	7.24
CMOS E6 -10%	3.846	140	0.6	4.0	1,055	0	0.87	2.18
CMOS E6 -30%	1.462	140	0.6	4.0	401	0	2.28	5.74
OTP EPROM								
CMOS E5 -35%	1.400	140	0.6	4.0	363	0	2.52	6.35
CMOS E6 -10%	2.870	140	0.6	4.0	744	0	1.23	3.09
FLASH								
CMOS T5 -20%	2.503	140	0.6	4.0	649	0	1.41	3.55
CMOS T6	16.594	140	0.6	4.6	4,946	0	0.18	0.46
CMOS T6X -35%	8.198	140	0.6	4.6	2,443	0	0.37	0.94
EEPROM								
CMOS F4S	2.555	140	0.6	3.0	601	0	1.52	3.83
CMOS F6SP	4.044	140	0.6	4.6	1,458	0	0.63	1.58
NVRAM								
HCMOS S3	1.409	100	0.7	64	1,804	0	0.51	1.27
HCMOS 4DZ	2.209	125	0.7	6.0	1,020	1	3.76	7.24

Table 3. NMOS E3/1.5µm Process UV EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M2764A		M27128		M27512	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 48 hrs – 168 hrs – 500 hrs – 1000 hrs	815	0	80	0	520	0
			690	0	80	0	80	0
			610	0	80	0	80	0
			530	0	80	0	80	0
Retention Bake	1008	250°C, – 48 hrs – 168 hrs – 500 hrs	690	0	80	0	80	0
			690	0	80	0	80	0
			610	0	80	0	80	0

Table 4. CMOS E5/0.6µm Process (–35% upgrade) UV EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C801 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,						
		– 48 hrs	2,826	0	5,783	0	80	0
		– 168 hrs	230	0	470	0	80	0
		– 500 hrs	230	0	470	0	80	0
Retention Bake	1008	250°C,						
		– 48 hrs	230	0	470	0	80	0
		– 168 hrs	230	0	470	0	80	0
		– 500 hrs	230	0	470	0	80	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 5. CMOS E6/0.6µm Process (–10% upgrade) UV EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C1024 (F)		M27C2001 (F)		M27C4001 (F)		M27C4002 (F)		M27C801 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,												
		– 48 hrs	1,692	0	297	0	782	0	2,414	0	945	0	12,803	0
		– 168 hrs	530	0	220	0	390	0	790	0	630	0	630	0
		– 500 hrs	530	0	220	0	390	0	710	0	630	0	630	0
		– 1000 hrs	530	0	220	0	390	0	710	0	630	0	630	0
Retention Bake	1008	250°C,												
		– 48 hrs	530	0	220	0	390	0	790	0	630	0	630	0
		– 168 hrs	530	0	220	0	390	0	790	0	630	0	630	0
		– 500 hrs	530	0	220	0	390	0	710	0	630	0	630	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 6. CMOS E6DM/0.6µm Process UV EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C4001 (F)		M27C800 (F)		M27C160 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,						
		– 48 hrs	-	-	1,934	0	2,785	0
		– 168 hrs	-	-	-	-	140	0
		– 500 hrs	-	-	-	-	140	0
		– 1000 hrs	-	-	-	-	140	0
Retention Bake	1008	250°C,						
		– 48 hrs	-	-	-	-	140	0
		– 168 hrs	-	-	-	-	140	0
		– 500 hrs	-	-	-	-	140	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 7. CMOS E6DM/0.5µm Process (-15% upgrade) UV EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C160 (F)	
			Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 48 hrs – 168 hrs – 500 hrs – 1000 hrs	8,897	0
			240	0
			240	0
			240	0
Retention Bake	1008	250°C, – 48 hrs – 168 hrs – 500 hrs	240	0
			240	0
			240	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 8. CMOS E6/0.35µm Process (-30% upgrade) UV EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (F)		M27C512 (F)		M27C1024 (F)		M27C801 (F)		M27C320 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,										
		– 48 hrs	1,648	0	1,007	0	237	0	6,574	0	7,661	0
		– 168 hrs	320	0	160	0	160	0	400	0	80	0
		– 500 hrs	240	0	80	0	80	0	320	0	80	0
		– 1000 hrs	160	-	-	-	80	0	160	0	80	0
Retention Bake	1008	250°C,										
		– 48 hrs	320	0	160	0	160	0	400	0	80	0
		– 168 hrs	320	0	160	0	80	0	400	0	80	0
		– 500 hrs	240	0	80	0	80	0	320	0	80	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 9. UV EPROM Reliability Data, Package Related Tests (Ceramic Frit-Seal)
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	Samp.	Fail
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	3,750 3,680 3,330	0 0 0
– Fine Leak – Gross Leak	1014 1014	Test Condition A1 Test Condition C1		
Solderability	2003	245°C, 5sec, Precondition Steam, 1hr	1,150	0

Table 10A. CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C516 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	450	0	750	0	60	0
			450	0	750	0	60	0
			450	0	690	0	60	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	450	0	750	0	60	0
			450	0	750	0	60	0
			450	0	690	0	60	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 10B. CMOS E5/0.6μm Process (–35% upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (D)		M27C1024 (D)		M27C2001 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	60	0	-	-	110	0
			60	0	-	-	110	0
			60	0	-	-	110	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	60	0	-	-	110	0
			60	0	-	-	110	0
			60	0	-	-	110	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 11A. CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C516 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	450 450 450	0 0 0	750 750 690	0 0 0	60 60 60	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	185 185 185 40	0 0 0 0	310 310 310 65	0 0 0 0	25 25 25 25	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	450 450 450 450	0 0 0 0	750 750 750 750	0 0 0 0	60 60 60 60	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	320 320 320	0 0 0	620 620 620	0 0 0	60 60 60	0 0 0
Solderability								
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 11B)					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	(See cumulative data on Table 11B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 11B. CMOS E5/0.6µm Process (–35% upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (D)		M27C1024 (D)		M27C2001 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	60 60 60	0 0 0	- - -	- - -	110 110 110	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	25 25 25 -	0 0 0 -	- - - -	- - - -	45 45 45 45	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	60 60 60 60	0 0 0 0	- - - -	- - - -	110 110 110 110	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	60 60 60	0 0 0	- - -	- - -	110 110 110	0 0 0
Solderability								
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 748/0					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 82/0					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 12. CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C1024 (F)		M27C2001 (F)		M27C4001 (F)		M27C4002 (F)		M27C801 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,												
		– 168 hrs	1,230	0	450	0	170	0	710	0	400	0	120	0
		– 500 hrs	1,110	0	450	0	170	0	650	0	400	0	120	0
		– 1000 hrs	1,050	0	450	0	170	0	590	0	400	0	120	0
Retention Bake	1008	150°C,												
		– 168 hrs	1,230	0	450	0	170	0	710	0	400	0	120	0
		– 500 hrs	1,110	0	450	0	170	0	650	0	400	0	120	0
		– 1000 hrs	1,050	0	450	0	170	0	590	0	400	0	120	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 13A. CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C1024 (F)		M27C2001 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	1,230 1,110 1,050	0 0 0	450 450 450	0 0 0	170 170 170	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	460 460 460 45	0 0 0 0	185 185 185 40	0 0 0 0	70 70 70 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,110 1,110 1,110 1,110	0 0 0 0	450 450 450 450	0 0 0 0	170 170 170 170	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	1,110 1,109 1,045	0 0 0	450 450 450	0 0 0	170 170 170	0 0 0
Solderability			(See cumulative data on Table 13B)					
– PLCC Package	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs						
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs						

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 13B. CMOS E6/0.6µm Process (–10% upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C4001 (F)		M27C4002 (F)		M27C801 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	710 650 590	0 0 0	400 400 400	0 0 0	120 120 120	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	295 295 270 50	0 0 0 0	165 165 165 65	0 0 0 0	50 50 50 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	650 650 650 650	0 0 0 0	400 400 400 400	0 0 0 0	120 120 120 120	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	590 530 530	0 0 0	400 400 400	0 0 0	120 120 120	0 0 0
Solderability			Cumulative Sample/Fail = 296/0					
– PLCC Package	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs						
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs						

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 14. CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C160 (F)	
			Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	180 120 120	0 0 0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	180 120 120	0 0 0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 15. CMOS E6DM/0.5µm Process (-15% upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C160 (F)	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	- - -	- - -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	180 180 120 120	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	120 60 60	0 0 0
Solderability				
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 13B)	
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	(See cumulative data on Table 13B)	

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 16. CMOS E6/0.35µm Process (-30% upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256B		M27C1024	
			Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	240	0	180	0
			180	0	180	0
			120	0	120	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	240	0	180	0
			180	0	180	0
			120	0	120	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 17. CMOS E6/0.35µm Process (–30% upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256B		M27C1024	
			Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	240 180 120	0 0 0	180 180 120	0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	100 100 100 -	0 0 0 -	75 75 75 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	180 180 120 120	0 0 0 0	180 180 120 120	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	180 119 119	0 0 0	180 120 120	0 0 0
Solderability			(See cumulative data on Table 13B)			
– PLCC Package	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs				
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs				

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 18. CMOS T5/0.8µm Process (–20% upgrade) Flash Memory Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F256 (B)		M28F512 (B)		M28F101 (B)		M28F102 (B)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz,								
		– 24 hrs	-	-	2,677	0	5,043	0	7,802	0
		– 168 hrs	-	-	2,015	0	1,640	0	1,345	0
		– 500 hrs	-	-	640	0	640	0	470	0
		– 1000 hrs	-	-	580	0	640	0	410	0
Retention Bake ⁽¹⁾	1008	150°C,								
		– 168 hrs	-	-	580	0	640	0	470	0
		– 500 hrs	-	-	580	0	640	0	470	0
		– 1000 hrs	-	-	580	0	640	0	470	0
Retention Bake	1008	250°C,								
		– 168 hrs	-	-	-	-	376	0	60	0
		– 500 hrs	-	-	-	-	376	0	60	0
		– 1000 hrs	-	-	-	-	376	0	-	-
Write/Erase Cycling		1,000 cycles	64	0	2,614	0	3,200	0	5,037	0
		10,000 cycles	-	-	-	-	544	0	-	-
Retention Bake	1008	150°C, 36 hrs	64	0	2,614	0	2,656	0	5,037	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

QRR9903 - QUALITY & RELIABILITY REPORT

Table 19. CMOS T5/0.8μm Process (–20% upgrade) Flash Memory Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F256 (B)		M28F512 (B)		M28F101 (B)		M28F102 (B)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	-	-	640	0	700	0	470	0
			-	-	640	0	700	0	470	0
			-	-	580	0	700	0	410	0
			-	-	-	-	-	-	-	-
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	-	-	265	0	295	0	195	0
			-	-	265	0	295	0	195	0
			-	-	265	0	295	0	195	0
			-	-	140	0	240	0	195	0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	-	-	520	0	700	0	470	0
			-	-	520	0	700	0	470	0
			-	-	420	0	700	0	470	0
			-	-	420	0	700	0	410	0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	-	-	520	0	610	0	470	0
			-	-	520	0	610	0	470	0
			-	-	520	0	610	0	410	0
Solderability										
– TSOP/PLCC Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 395/0							
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 80/0							

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 20A. CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F201 (B)		M28F210 (C) M28F211 (C) M28F220 (C)		M28F411 (C) M28F410 (C) M28F420 (C)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz,	7,875	0	85,329	0	6,382	0
		– 24 hrs	-	-	470	0	-	-
		– 168 hrs	-	-	470	0	-	-
		– 500 hrs	-	-	350	0	-	-
Retention Bake ⁽¹⁾	1008	150°C,	-	-	470	0	-	-
		– 168 hrs	-	-	470	0	-	-
		– 500 hrs	-	-	350	0	-	-
		– 1000 hrs	-	-	-	-	-	-
Retention Bake	1008	250°C,	180	0	-	-	-	-
		– 168 hrs	180	0	-	-	-	-
		– 500 hrs	180	0	-	-	-	-
		– 1000 hrs	-	-	-	-	-	-
Write/Erase Cycling		1,000 cycles	864	0	9,873	0	672	0
		10,000 cycles	-	-	-	-	-	-
		100,000 cycles	-	-	-	-	-	-
Retention Bake	1008	150°C, 36 hrs	864	0	9,873	0	672	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 20B. CMOS T6/0.55µm Process Flash Memory Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F102 M29F105		M29F002		M29F200 M29F100		M29F040 (C) M29W040		M29F400 M29W400	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz,										
		– 24 hrs	264,795	0	67,850	0	19,505	0	53,164	0	61,440	0
		– 168 hrs	1,110	0	410	0	290	0	680	0	290	0
		– 500 hrs	1,110	0	410	0	230	0	680	0	290	0
		– 1000 hrs	1,110	0	410	0	230	0	560	0	290	0
Retention Bake ⁽¹⁾	1008	150°C,										
		– 168 hrs	1,050	0	410	0	290	0	595	0	290	0
		– 500 hrs	1,050	0	410	0	230	0	595	0	290	0
		– 1000 hrs	1,050	0	410	0	230	0	475	0	290	0
Retention Bake	1008	250°C,										
		– 168 hrs	120	0	126	0	51	0	617	0	162	0
		– 500 hrs	120	0	126	0	51	0	617	0	162	0
		– 1000 hrs	120	0	66	0	51	0	617	0	162	0
Write/Erase Cycling		1,000 cycles	31,598	0	7,579	0	2,299	0	7,254	0	7,824	0
		10,000 cycles	768	0	-	-	-	-	832	0	575	0
		100,000 cycles	63	0	-	-	-	-	384	0	351	0
		200,000 cycles	-	-	-	-	-	-	63	0	60	0
Retention Bake	1008	150°C, 36 hrs	30,830	0	7,579	0	2,299	0	6,477	0	7,249	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 21A. CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F201 (B)		M28F211 (C) M28F210 (C) M28F220 (C)		M28F411 (C) M28F410 (C) M28F420 (C)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	- - - -	- - - -	470 470 350 -	0 0 0 -	- - - -	- - - -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -	195 195 195 170	0 0 0 0	- - - -	- - - -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	- - - -	- - - -	410 410 410 410	0 0 0 0	- - - -	- - - -
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	- - -	- - -	470 469 409	0 0 0	- - -	- - -
Solderability – TSOP/SO Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 21B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

QRR9903 - QUALITY & RELIABILITY REPORT

Table 21B. CMOS T6/0.55µm Process Flash Memory Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F102 M29F105		M29F002		M29F200 M29F100		M29F040 (C) M29W040		M29F400 M29W400	
			Fail	Fail	Samp.	Fail	Samp.	Samp.	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	1,110	0	410	0	290	0	680	0	290	0
			1,110	0	410	0	230	0	680	0	290	0
			1,110	0	410	0	230	0	560	0	290	0
			-	-	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	-
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	460	0	170	0	120	0	285	0	120	0
			460	0	170	0	120	0	285	0	120	0
			460	0	170	0	120	0	285	0	120	0
			410	0	170	0	120	0	255	0	120	0
			-	-	-	-	-	-	-	-	-	-
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,110	0	375	0	230	0	620	0	290	0
			1,110	0	375	0	230	0	620	0	290	0
			1,110	0	375	0	230	0	570	0	290	0
			1,110	0	375	0	230	0	570	0	290	0
			-	-	-	-	-	-	-	-	-	-
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	990	0	410	0	290	0	680	0	290	0
			990	0	410	0	230	0	680	0	290	0
			990	0	410	0	230	0	615	0	290	0
			-	-	-	-	-	-	-	-	-	-
Solderability												
– TSOP/SO Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 540/0									

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 22. CMOS T6X/0.35µm Process Flash Memory Reliability Data
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29W800 M29W008		M29F800 M29F080		M29F102	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,						
		– 24 hrs	256,841	0	8,330	0	31,139	0
		– 168 hrs	856	0	240	0	300	0
		– 500 hrs	856	0	240	0	240	0
		– 1000 hrs	660	0	60	0	180	0
Retention Bake	1008	150°C,						
		– 168 hrs	1256	0	240	0	300	0
		– 500 hrs	1256	0	240	0	240	0
		– 1000 hrs	937	0	60	0	180	0
Retention Bake	1008	250°C,						
		– 168 hrs	366	0	91	0	-	-
		– 500 hrs	366	0	91	0	-	-
		– 1000 hrs	278	0	91	0	-	-
Write/Erase Cycling		1,000 cycles	19,044	0	987	0	4,881	0
		10,000 cycles	563	0	123	0	170	0
		100,000 cycles	159	0	63	0	110	0
		200,000 cycles	128	0	-	-	50	0
		1,000,000 cycles	64	0	-	-	50	0
Retention Bake	1008	150°C, 36 hrs	18,481	0	864	0	4,711	0

Table 23. CMOS T6X/0.35µm Process Flash Memory Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29W800 M29W008		M29F800 M29F080		M29F102	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85% V _{CC} = 5V – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	780 720 660 -	0 0 0 -	240 240 60 -	0 0 0 -	300 240 180 -	0 0 0 -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V – 48 hrs – 96 hrs – 168 hrs – 240 hrs	325 325 325 300	0 0 0 0	100 100 100 75	0 0 0 0	125 125 125 125	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	720 720 720 720	0 0 0 0	240 240 240 180	0 0 0 0	240 240 240 180	0 0 0 0
Temperature Cycling	1010	65°C to 150°C, – 100 cycles – 500 cycles – 1000 cycles	720 720 660	0 0 0	240 240 180	0 0 0	300 240 175	0 0 0

Table 24. CMOS F4/1.2µm Process EEPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST93Cxxx	
			Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, – 24 hrs – 168 hrs – 500 hrs – 1000 hrs	3,600 800 800 -	0 0 0 -
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	500 500 500	0 0 0
Write/Erase Cycling		100,000 cycles 1,000,000 cycles	- -	- -
Retention Bake	1008	150°C, 168 hrs	-	-

Table 25. CMOS F4/1.2µm Process EEPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST93Cxxx	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	720 720 720	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,800 1,800 1,800 900	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles –40 to 150°C, – 500 cycles – 1000 cycles	1,800 900 - -	0 0 - -
Soderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 29B) (See cumulative data on Table 29B)	
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 29B)	

Table 26A. CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C01 ST24W01		ST24C02 ST24W02		ST24C04 ST24W04		ST24C08		ST24C16 ST25C16		ST24LC21	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,												
		– 24 hrs	400	0	2,400	0	2,400	0	-	-	1,040	0	-	-
		– 168 hrs	80	0	560	0	400	0	-	-	240	0	-	-
		– 500 hrs	80	0	560	0	400	0	-	-	240	0	-	-
		– 1000 hrs	-	-	-	-	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C,												
		– 168 hrs	50	0	350	0	250	0	-	-	330	0	-	-
		– 500 hrs	50	0	350	0	250	0	-	-	330	0	-	-
		– 1000 hrs	50	0	350	0	250	0	-	-	330	0	-	-
Write/Erase Cycling		100,000 cycles	2,805	0	4,687	2 (a)	5,497	2 (a)	2,498	2 (a)	7,730	6 (a)	2,147	1 (a)
		1,000,000 cycles	-	-	1,665	0	2,341	2 (a)	932	1 (a)	825	0	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-	-	-	-	-

Note: a. Single bit fail.
 Oxide quality improvements are addressed in two directions:
 – Continuous quality improvement by fab task force.
 – “Build in” robustness through product and process design.

Table 26B. CMOS F4S/1.0µm Process EEPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M93C06		M93C46 M93S46		M93C56 M93S56		M93C66 M96S66		M28C16 (F)		M28C64D M28C64	
			Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,												
		– 24 hrs	-	-	3,560	0	480	0	1,440	0	320	0	850	0
		– 168 hrs	-	-	720	0	80	0	240	0	320	0	850	0
		– 500 hrs	-	-	720	0	80	0	240	0	320	0	850	0
		– 1000 hrs	-	-	-	-	-	-	-	-	320	0	850	0
Retention Bake	1008	150°C,												
		– 168 hrs	-	-	450	0	50	0	150	0	-	-	-	-
		– 500 hrs	-	-	450	0	50	0	150	0	-	-	-	-
		– 1000 hrs	-	-	450	0	50	0	150	0	-	-	-	-
Write/Erase Cycling		100,000 cycles	1,127	1 (a)	7,286	1 (a)	2,207	1 (a)	1,576	0	-	-	-	-
		1,000,000 cycles	-	-	225	0	338	0	338	0	-	-	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-	-	-	-	-

Note: a. Single bit fail.
 Oxide quality improvements are addressed in two directions:
 – Continuous quality improvement by fab task force.
 – “Build in” robustness through product and process design.

Table 27A. CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C01 ST24W01		ST24C02 ST24W02		ST24C04 ST24W04		ST24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	200 200 200	0 0 0	320 320 320	0 0 0	200 200 200	0 0 0	40 40 40	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	500 500 500 250	0 0 0 0	1,050 1,050 1,050 450	0 0 0 0	450 450 450 150	0 0 0 0	200 200 200 50	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles –40 to 150°C, – 500 cycles – 1000 cycles	500 250 – –	0 0 – –	900 450 – –	0 0 – –	450 200 – –	0 0 – –	200 50 – –	0 0 – –
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 29B) (See cumulative data on Table 29B)							
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 29B)							

Table 27B. CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C16 ST25C16		M93C46 M93S46	
			Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	379 379 379	0 0 0	80 80 80	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,310 1,310 1,310 580	0 0 0 0	500 500 500 100	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 500 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	980 580 180 180 - -	0 0 0 0 - -	550 100 - - - -	0 0 - - - -
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 29B) (See cumulative data on Table 29B)			
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 29B)			

Table 27C. CMOS F4S/1.0µm Process EEPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M93C56 M93S56		M93C66 M93S66		M28C16F		M28C64 M28C64D	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	40 40 40	0 0 0	80 80 80	0 0 0	200 200 200	0 0 0	520 520 520	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	200 200 200 50	0 0 0 0	250 250 250 100	0 0 0 0	200 200 200 200	0 0 0 0	750 750 750 750	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 500 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	200 50 - -	0 0 - -	250 100 - -	0 0 - -	200 200 200 200	0 0 0 0	950 498 498 496	0 0 0 0
Solderability – PDIP Package – SO Package – PLCC Package – TSOP Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 29B) (See cumulative data on Table 29B) (See cumulative data on Table 29B) (See cumulative data on Table 29B)							
Resistance to Surface Mount: – SO Package – TSOP Package – PLCC Package			(See cumulative data on Table 29B) (See cumulative data on Table 29B) (See cumulative data on Table 29B)							

Table 28A. CMOS F6 0,6µm Process EEPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C01		M24C02/M34C02		M24C04		M24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, – 24 hrs – 168 hrs – 500 hrs – 1000 hrs	2,400	0	600	0	2,960	0	1,520	0
			400	0	160	0	560	0	320	0
			400	0	160	0	560	0	320	0
			-	-	-	-	-	-	-	-
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	250	0	100	0	350	0	200	0
			250	0	100	0	350	0	200	0
			250	0	100	0	350	0	200	0
Write/Erase Cycling		100,000 cycles 1,000,000 cycles	6,636 2,258	0 0	15,206 2,033	2 (a) 0	9,577 2,258	3 (a) 0	15,176 2,010	5 (a) 0
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-

Note: a. Single bit fail.
Oxide quality improvements are addressed in two directions:
– Continuous quality improvement by fab task force.
– “Build in” robustness through product and process design.

Table 28B. CMOS F6 0,6µm Process EEPROM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C16 M25C16		M24C32		M24C64		M28C64	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,								
		– 24 hrs	4,320	0	3,440	0	960	0	4,060	0
		– 168 hrs	720	0	640	0	160	0	4,060	0
		– 500 hrs	720	0	640	0	160	0	1,910	0
		– 1000 hrs	-	-	-	-	-	-	1,910	0
Retention Bake	1008	150°C,								
		– 168 hrs	660	0	750	0	100	0	-	-
		– 500 hrs	660	0	750	0	100	0	-	-
		– 1000 hrs	660	0	750	0	100	0	-	-
Write/Erase Cycling		100,000 cycles	8,494	3 (a)	19,602	7 (a)	5,464	3 (a)	-	-
		1,000,000 cycles	2,010	1 (a)	2,288	0	-	-	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-	-	-

Note: a. Single bit fail.

- Oxide quality improvements are addressed in two directions:
- Continuous quality improvement by fab task force.
 - “Build in” robustness through product and process design.

Table 29A. CMOS F6 0,6µm Process EEPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C01		M24C02		M24C04		M24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	40 40 40	0 0 0	160 160 160	0 0 0	240 240 240	0 0 0	200 200 200	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	700 700 700 100	0 0 0 0	1,200 1,200 1,200 300	0 0 0 0	1,500 1,500 1,500 350	0 0 0 0	1,150 1,150 1,150 250	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles –40 to 150°C, – 500 cycles – 1000 cycles	700 100 - -	0 0 - -	1,250 300 - -	0 0 - -	1,500 350 - -	0 0 - -	1,150 250 - -	0 0 - -
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 29B) (See cumulative data on Table 29B)							
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 29B)							

Table 29B. CMOS F6 0,6µm Process EEPROM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C16 M25C16		M24C32		M24C64		M28C64	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	377 377 377	0 0 0	200 200 200	0 0 0	- - -	- - -	2,620 1,190 1,190	0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,360 1,360 1,360 430	0 0 0 0	600 600 600 250	0 0 0 0	100 100 100 100	0 0 0 0	1,240 1,240 1,240 1,240	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 500 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	1,230 300 230 180 - -	0 0 0 0 - -	600 250 - - - -	0 0 - - - -	100 50 - - - -	0 0 - - - -	1,090 1,049 1,049 1,049 - -	0 0 0 0 - -
Solderability – PDIP Package – SO Package – PLCC Package – TSOP Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 25/0 Cumulative Sample/Fail = 216/0 Cumulative Sample/Fail = 25/0 Cumulative Sample/Fail = 25/0							
Resistance to Surface Mount: – PDIP Package – SO Package – TSOP Package – TSSOP Package – PLCC Package			Cumulative Sample/Fail = 36/0 Cumulative Sample/Fail = 16,530/0 Cumulative Sample/Fail = 1,930/0 Cumulative Sample/Fail = 450/0 Cumulative Sample/Fail = 2,030/0							

Table 30. HCMOS S3/1.2μm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T08 M48T18	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 7V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs	1,423 1,412 1,404	0 0 0

Table 31. HCMOS S3/1.2μm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T08 M48T18	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	770 769 769	0 0 0
Temperature Cycling Caphat	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	880 319 -	0 1 (a) -

Note: a. Negative battery lead detached from battery. Corrective actions implemented from Rayovac.

Table 32. HCMOS 4DZ/0.8 μ m Process ZEROPOWER NVRAM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T58 M48T58Y M48T559Y	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs	1,076 716 706	0 0 0

Table 33. HCMOS 4DZ/0.8 μ m Process ZEROPOWER NVRAM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T58 M48T58Y M48T559Y	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	385 308 308	0 0 0
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs	- - -	- - -
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	480 320 240	0 0 0

Table 34. HCMOS 4DZ/0.7 μ m Process ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T37Y (5V)	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs	442 346 346	1 (a) 0 0

Note: a. Single bit Failure

Table 35. HCMOS 4DZ/0.7 μ m Process ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T37Y (5V)	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	160 160 120	0 0 0
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs	- - -	- - -
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	200 200 200	0 0 0

Table 36. HCMOS 4PZ/0.6µm PROCESS ZEROPOWER SRAM Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z35	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs	1,800 598 598	1 (a) 0 0

Note: a. A particle-induced gate-oxide breakdown in an n-channel gate of the control decode circuitry causing elevated current.

Table 37. HCMOS 4PZ/0.6µm PROCESS ZEROPOWER SRAM Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z35	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	- - -	- - -
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs	66 66 -	0 0 -
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	99 99 99	0 0 0

Table 38. ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z128 M48Z30	
			Samp.	Fail
Operating Life Test	1005	125°C, $V_{CC} = 6V$, $f = 1MHz$, – 168 hrs – 500 hrs – 1000 hrs		
			537	0
			446	0
			352	0

Table 39. ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests
October 1998 September 1999

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z128 M48Z30	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, $V_{CC} = 5V$, – 168 hrs – 500 hrs – 1000 hrs		
			198	0
			148	0
			144	0
Hast	CECC 90,000	130°C, RH = 85%, $V_{CC} = 5V$, – 96 hrs – 168 hrs – 240 hrs		
			-	-
			-	-
			-	-
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles		
			506	0
			397	0
			294	0

Table 40. Statistical Process Control: CMOS E5/0.6µm Process (–35% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	(*)	2.12	2.20	1.99
Silicon Nitride Thickness	(*)	1.9	2.13	1.69
Field Oxide Thickness	(*)	2.13	1.98	2.10
Gate Oxide Thickness	(*)	1.62	1.72	1.67
Interpoly Oxide Thickness	(*)	1.76	2.00	2.15
Intermediate Dielectric Thickness	(*)	1.73	1.74	1.70
Polysilicon 1 Thickness	(*)	2.54	2.41	2.46
Active Area Critical Dimensions	(*)	2.58	1.42	1.43
Policide Critical Dimensions	(*)	2.13	1.68	1.55

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	(*)	2.31	1.40	4.65
VT P-Channel Square Tr.	(*)	2.22	1.40	2.75
VT Natural Square Tr.	(*)	2.88	3.86	3.41
VT Memory Cell	(*)	1.8	2.26	2.03
I _{DON} N-Channel	(*)	2.79	2.30	2.29
N+ Active Area Contact Chain	(*)	8.1	8.71	9.29
AL-W Silicide Contact Chain Resistance	(*)	2.46	4.32	4.25

Note: (*) No production data during 4Q98.

Table 41. Statistical Process Control: CMOS E6DM/0.5µm Process (–15% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	(*)	2.06	3.05	2.35
Silicon Nitride Thickness	(*)	1.81	1.49	1.36
Field Oxide Thickness	(*)	1.62	1.60	1.57
Gate Oxide Thickness	(*)	2.3	1.81	2.09
Interpoly Oxide Thickness	(*)	2.04	2.5	1.80
Intermediate Dielectric Thickness	(*)	1.89	1.92	2.10
Polysilicon 1 Thickness	(*)	1.63	1.33	2.86
Active Area Critical Dimensions	(*)	1.36	1.61	1.71
Policide Critical Dimensions	(*)	1.84	1.33	1.38

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	(*)	2.11	1.42	1.87
VT P-Channel Square Tr.	(*)	1.71	2.01	2.35
VT Natural Square Tr.	(*)	3.06	3.60	4.10
VT Memory Cell	(*)	1.56	1.37	1.34
I _{DON} N-Channel	(*)	5.01	3.46	3.52
N+ Active Area Contact Chain	(*)	10.7	5.60	7.01
AL-W Silicide Contact Chain Resistance	(*)	4.68	4.83	2.36

Note: (*) No production data during 4Q98.

Table 42. Statistical Process Control: CMOS E6/0.6μm Process (–10% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	2.17	2.12	2.23	2.16
Silicon Nitride Thickness	1.59	1.57	1.38	2.11
Field Oxide Thickness	3.70	3.66	4.75	3.59
Gate Oxide Thickness	1.99	1.62	1.72	1.41
Interpoly Oxide Thickness	2.03	1.76	2.00	2.86
Intermediate Dielectric Thickness	1.59	1.73	1.72	1.95
Polysilicon 1 Thickness	2.46	2.54	2.39	2.52
Active Area Critical Dimensions	3.68	2.63	1.56	2.06
Policide Critical Dimensions	1.59	1.74	1.58	1.40

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel 10 x 10μm	3.89	2.20	3.38	3.16
VT P-Channel 10 x 10μm	3.27	2.47	2.45	1.78
VT Natural 10 x 10μm	1.93	2.53	2.58	5.67
VT Memory Cell 0.65 x 0.65μm	1.56	1.55	1.63	2.34
I _{DON} N-Channel 10 x 10μm	2.04	2.91	2.74	1.82
N+ Active Area Contact Chain	4.01	4.89	4.92	4.20
AL-W Silicide Contact Chain Resistance	1.87	3.32	4.16	1.85

Table 43. Statistical Process Control: CMOS E6/0.6µm Process (–10% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	1.62	1.51	1.52	1.65
Silicon Nitride Thickness	1.42	1.38	1.49	1.36
Field Oxide Thickness	2.59	1.64	1.60	1.57
Gate Oxide Thickness	1.81	2.3	1.81	2.09
Interpoly Oxide Thickness	1.57	1.73	1.60	1.61
N-Well Oxidation	3.74	3.24	4.23	3.35
Polysilicon 1 Thickness	1.51	1.81	1.97	1.85
Active Area Critical Dimensions	2.95	1.36	3.16	3.02
Policide Critical Dimensions	1.94	1.84	2.17	1.52

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	2.91	5.06	3.67	4.63
VT P-Channel Square Tr.	3.10	2.49	3.04	3.41
VT Natural Square Tr.	2.08	2.62	2.48	2.9
VT Memory Cell	1.34	1.42	1.59	1.86
I _{DON} N-Channel	2.60	3.16	3.48	4.07
N+ Active Area Contact Chain	6.20	7.87	5.70	8.92
AL-W Silicide Contact Chain Resistance	2.97	2.3	2.70	2.73

Table 44. Statistical Process Control: CMOS E6/0.35µm Process (–30% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	-	-	-	1.95
Silicon Nitride Thickness	-	-	-	1.84
Field Oxide Thickness	-	-	-	3.43
Gate Oxide Thickness	-	-	-	1.83
Interpoly Oxide Thickness	-	-	-	2.86
N-Well Oxidation	-	-	-	1.85
Polysilicon 1 Thickness	-	-	-	2.83
Active Area Critical Dimensions	-	-	-	(*)
Policide Critical Dimensions	-	-	-	1.97

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	-	-	-	3.99
VT P-Channel Square Tr.	-	-	-	1.56
VT Natural Square Tr.	-	-	-	3.06
VT Memory Cell	-	-	-	1.35
I _{DON} N-Channel	-	-	-	5.41
N+ Active Area Contact Chain	-	-	-	10.42
AL-W Silicide Contact Chain Resistance	-	-	-	9.93

Note: (*) No data due to low production.

Table 45. Statistical Process Control: CMOS E6/0.35µm Process (~30% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	-	-	1.76	1.67
Silicon Nitride Thickness	-	-	2.33	2.22
Field Oxide Thickness	-	-	1.61	1.57
Gate Oxide Thickness	-	-	1.97	1.94
Interpoly Oxide Thickness	-	-	1.6	1.61
N-Well Oxidation	-	-	4.2	3.35
Polysilicon 1 Thickness	-	-	1.76	2.03
Active Area Critical Dimensions	-	-	1.34	1.81
Policide Critical Dimensions	-	-	2.27	2.01

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	-	-	2.58	4.65
VT P-Channel Square Tr.	-	-	3.10	5
VT Natural Square Tr.	-	-	8.10	7.3
VT Memory Cell	-	-	0.8 ⁽¹⁾	1.34
I _{DON} N-Channel	-	-	6.74	3.86
N+ Active Area Contact Chain	-	-	9.93	9.82
AL-W Silicide Contact Chain Resistance	-	-	3.7	3.8

Note: 1. Fine tuning of the target.

Table 46. Statistical Process Control: CMOS T5/0.8µm Process (~20% upgrade) Flash Memory, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	2.83	2.61	2.59	2.28
Polysilicon 1 Thickness	4.37	2.75	2.52	2.68
Gate Oxide Thickness	2.01	1.93	1.73	1.54
Tunnel Oxide Thickness	2.60	2.70	2.41	2.53
ONO Bottom Oxide Thickness	2.12	2.52	2.08	1.50
ONO Nitride Thickness	2.19	1.34	1.76	1.50
ONO Top Oxide Thickness	2.58	2.12	3.36	2.38
Active Area Critical Dimensions	1.67	1.80	1.65	2.23
Polysilicon 2 Critical Dimensions	1.82	1.55	2.48	1.54

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel 25 x 25 µm	2.19	2.27	1.78	1.53
VT P-Channel 25 x 25 µm	2.33	2.46	2.81	2.12
BV N-Channel 25 x 0.8 µm	1.37	1.86	1.74	1.59
BV P-Channel 25 x 0.9 µm	3.66	3.55	3.57	3.85
VT Memory Cell 0.8 x 0.8 µm	1.59	3.02	2.50	2.46
I _{DON} N-Channel 25 x 0.8 µm	2.56	1.49	1.68	1.44
Al+N+ Contact Chain	4.53	4.55	4.49	3.11
AL-W Silicide Contact Chain Resistance	3.05	2.28	5.94	2.35

Table 47A. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	2.23	1.95	(*)	(*)
First Poly Thickness	1.97	2.61	(*)	(*)
Gate Oxide HV Thickness	2.94	2.58	(*)	(*)
Tunnel Oxide Thickness	1.66	2.01	(*)	(*)
Gate Oxide LV Thickness	1.83	2.24	(*)	(*)
ONO Bottom Oxide Thickness	1.34	1.37	(*)	(*)
ONO Nitride Thickness	2.15	2.27	(*)	(*)
ONO Top Oxide Thickness	1.83	2.09	(*)	(*)
Active Area CD	1.39	1.39	(*)	(*)
Second Poly CD	1.05 ⁽³⁾	2.29	(*)	(*)

Note: 1. Fine tuning ongoing to align different production island.

(*) No data due to low production during 2Q99, 3Q99.

Table 47B. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS (10 x 0.8) Saturation Current	4.79	4.55	(*)	(*)
LV-PCh LVS (10 x 0.9) BV	3.39	2.17	(*)	(*)
LV-PCh LVS (10 x 0.9) Saturation Current	3.90	4.52	(*)	(*)
LV-PCh SQ. VTh	2.23	1.51	(*)	(*)
HV-NCh SQ. VTh	2.09	1.97	(*)	(*)
HV-NCh (10 x 1.2) LVS Saturation Current	14.4	10.2	(*)	(*)
HV-PCh (10 x 1.3) BV	3.31	3.65	(*)	(*)
HV-PCh (10 x 1.3) Saturation Current	5.32	5.00	(*)	(*)
HV-PCh SQ. VTh	1.47	1.35	(*)	(*)
UV Erased Cell VTh	1.49	2.12	(*)	(*)
N+ Contact Chain	7.73	8.73	(*)	(*)
Silicide Contact Chain	3.65	2.97	(*)	(*)
LV-NCh (10 x 0.8) BV	4.92	8.53	(*)	(*)

Note: (*) No data due to low production during 2Q99, 3Q99.

Table 48A. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	2.28	2.5	2.12	(*)
First Poly Thickness	1.39	1.43	1.53	(*)
Gate Oxide HV Thickness	1.48	1.35	1.41	(*)
Tunnel Oxide Thickness	1.75	1.6	2.06	(*)
Gate Oxide LV Thickness	1.45	1.56	1.78	(*)
ONO Bottom Oxide Thickness	1.33	1.33	1.34	(*)
ONO Nitride Thickness	1.34	1.34	1.69	(*)
ONO Top Oxide Thickness	2.35	2.07	2.64	(*)
Active Area CD	1.88	1.98	2.13	(*)
Second Poly CD	1.41	1.61	1.36	(*)

Note: (*) No data due to low production during 3Q99.

Table 48B. Statistical Process Control: CMOS T6/0.55µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS (10 x 0.8) Saturation Current	2.91	3.12	3.21	(*)
LV-PCh LVS (10 x 0.9) BV	2.41	2.98	3.28	(*)
LV-PCh LVS (10 x 0.9) Saturation Current	1.87	1.74	1.35	(*)
LV-PCh SQ. VTh	1.97	2.00	1.59	(*)
HV-NCh (10 x 1.2) LVS BV	1.6	2.24	1.68	(*)
HV-NCh SQ. VTh	1.63	1.77	1.63	(*)
HV-NCh (10 x 1.2) LVS Saturation Current	2.8	3.13	2.90	(*)
HV-PCh (10 x 1.3) BV	2.73	3.56	2.53	(*)
HV-PCh (10 x 1.3) Saturation Current	2.3	3.71	3.70	(*)
HV-PCh SQ. VTh	1.36	1.81	1.33	(*)
UV Erased Cell VTh	1.82	1.73	1.51	(*)
N+ Contact Chain	4.51	5.63	4.00	(*)
Silicide Contact Chain	2.55	2.36	1.39	(*)
LV-NCh (10 x 0.8) BV	3.69	3.35	2.02	(*)

Note: (*) No data due to low production during 3Q99.

Table 49A. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	3.16	3.40	5.20	3.79
First Poly Thickness Gate	1.33	1.93	2.51	2.51
Gate Oxide HV Thickness	2.44	2.10	2.82	2.3
Tunnel Oxide Thickness	2.22	1.83	2.43	2.48
Gate Oxide LV Thickness	2.09	2.31	2.78	2.11
ONO Nitride Thickness	1.03 ⁽¹⁾	1.73	1.68	1.50
ONO Top Oxide Thickness	1.01 ⁽¹⁾	1.34	1.53	1.43
Active Area CD	1.33	1.77	1.33	2.64
Second Poly CD	1.37	2.03	2.26	3.06

Note: 1. Process optimization to improve thickness uniformity.

Table 49B. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS Saturation Current	1.88	2.13	2.45	5.61
LV-PCh LVS BV	1.65	2.61	2.46	8.5
LV-PCh LVS Saturation Current	1.44	4.92	4.12	5.61
LV-PCh SQ. VTh	1.63	3.15	3.12	4.57
HV-NCh SQ. VTh	2.56	2.17	1.90	4.73
HV-NCh LVS Saturation Current	2.21	3.39	3.22	2.77
HV-PCh BV	4.55	4.19	3.15	4.97
HV-PCh Saturation Current	3.82	5.05	4.96	5.85
HV-NCh LVS BV	3.51	6.73	5.57	4.97
LV-NCh LVS BV	3.20	6.69	3.95	4.57
LV-NCh SQ. VTh	4.41	3.65	2.57	3.42
HV-PCh SQ. VTh	1.39	2.13	1.72	7.80
Word Line Resistant	1.48	1.55	1.45	1.40
UV Erased Cell VTh	0.65 ⁽¹⁾	1.98	3.70	1.57
N+ Contact Chain	1.69	4.11	1.70	1.71

Note: 1. Test structure problem suspected. Further investigation in progress.

Table 50A. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	(*)	1.42	1.70	1.62
First Poly Thickness Gate	(*)	1.67	1.52	1.6
Gate Oxide HV Thickness	(*)	1.84	1.34	1.34
Tunnel Oxide Thickness	(*)	1.36	2.28	1.87
Gate Oxide LV Thickness	(*)	1.40	2.18	2.09
ONO Nitride Thickness	(*)	2.97	2.33	2.22
ONO Top Oxide Thickness	(*)	1.67	1.36	1.34
Active Area CD	(*)	0.98 ⁽¹⁾	1.33	1.37
Second Poly CD	(*)	1.33	0.83 ⁽¹⁾	0.65 ⁽²⁾

Note: (*) .No production data.New process.

1. Fine tuning of measurement equipment software in progress.
2. Equipment alignment in progress.

Table 50B. Statistical Process Control: CMOS T6XU35/0.35µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
LV-NCh LVS Saturation Current	-	2.14	2.20	4.27
LV-PCh LVS BV	-	1.36	1.33	1.4
LV-PCh LVS Saturation Current	-	1.72	1.58	2.62
LV-PCh SQ. VTh	-	2.81	3.65	3.7
HV-NCh SQ. VTh	-	3.34	3.40	3.38
HV-NCh LVS Saturation Current	-	2.15	2.01	3.3
HV-PCh BV	-	3.97	3.86	5.02
HV-PCh Saturation Current	-	3.26	3.10	3.37
HV-NCh LVS BV	-	3.11	3.74	3.43
LV-NCh LVS BV	-	2.14	2.84	2.30
LV-NCh SQ. VTh	-	2.14	2.84	3.10
HV-PCh SQ. VTh	-	2.57	2.05	3.90
Word Line Resistant	-	1.33	1.35	1.53
UV Erased Cell VTh	-	1.55	3.93	1.84
N+ Contact Chain	-	1.72	1.65	2.39

Table 51. Statistical Process Control: CMOS F6 0.6µm Process EEPROM Memory, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	2.17	2.12	2.12	2.16
Silicon Nitride Thickness	1.86	1.58	1.58	2.01
Field Oxide Thickness	2.83	2.61	2.61	2.28
Gate Oxide 1 Thickness	2.23	2.08	2.08	1.59
Gate Oxide 2 Thickness	1.81	2.35	2.35	2.53
Tunnel Oxide Thickness	2.62	2.73	2.73	2.69
Dielectric Thickness	2.20	1.99	1.99	1.93
Active Area Critical Dimensions	1.81	1.53	1.53	2.08
Policide Critical Dimensions	1.89	1.89	1.89	1.67
Poly Front Deposition Thickness	2.21	1.98	1.98	1.46
Contacts Critical Dimension	1.65	1.79	1.79	1.44

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
VT N-Channel 10 x 10µm	2.26	2.20	2.20	1.96
VT P-Channel 10 x 10µm	2.31	2.55	2.55	1.54
VT Natural 10 x 10µm	3.56	2.37	2.37	2.34
BV N-Channel 10 x 10µm	2.26	2.51	2.51	2.13
BV P-Channel 10 x 10µm	1.42	1.57	1.57	1.41
EBD-LVN	4.67	3.38	3.38	4.79
N+ Active Area Contact Chain	3.46	3.86	3.86	3.41
EBD-TUN	2.92	1.86	1.86	5.48

Table 52A. Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Field Oxide Thickness	-	3.13	4.27	3.55
Gate Oxide Thickness	-	1.64	1.79	1.68
Tunnel Oxide Thickness	-	1.83	1.67	1.43
Polysilicium	-	1.67	3.56	1.97
Poly for Logic	-	3.13	3.41	2.35
Vapox	-	2.34	3.49	2.73
TEOS IMD1	-	2.34	2.37	2.34
USG IMD1	-	3.02	3.09	2.9

Table 52B. Statistical Process Control: CMOS M4S40-F-DLM/0.7µm Process Smartcard Product, Rousset - France Diffusion Line

Key Electrical Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Resist N+	-	2.93	1.55	1.63
Resist P+	-	3.3	2.22	2.72
Contact AL/N+	-	4.19	3.04	4.25
Contact AL/P+	-	3.2	3.04	2.82
Contact AL/POLY	-	13.08	4.38	3.37
VT En (25x25)	-	2.7	2.12	1.84
VT Ep (25x25)	-	1.68	1.54	1.31
VT Mc Erase	-	2.41	1.48	1.71
VT Mc Write	-	4.27	3.13	3.41
BV Diode N+/P-	-	4.08	3.34	2.53
BV Diode P+/N-	-	9.68	3.54	4.6
IDS En (25x0.8)	-	1.89	1.54	1.74
IDS Ep (25x0.8)	-	1.74	1.37	1.65
QBD Tunnel	-	2.24	1.52	1.34

Table 53. Statistical Process Control: UV EPROM Ceramic Frit-Seal Package Assembly Line, Singapore

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	6.9	6.8	7.11	7.34
Stud Pull	1.6	1.9	1.78	1.84
Bond Strength (W.B.)	6.4	6.7	6.95	7.80
SN Thickness (Tin Plate)	1.8	1.6	1.66	1.74

Table 54. Statistical Process Control: TSOP Package Assembly Line, Singapore

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	2.33	2.3	2.59	2.73
Ball Shear (W.B.)	3.43	3.9	4.09	3.80
Bond Strength (W.B.)	2.00	2.0	2.32	2.91
Coplanarity	5.47	5.2	3.94	4.84
Plating Thickness	2.03	1.8	2.39	2.94

Table 55. Statistical Process Control: PLCC Package Assembly Line, Singapore

Key Process Parameters	4Q98	1Q99	2Q99	3Q99
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	4.1	3.2	3.58	3.87
Ball Shear (W.B.)	3.2	3.3	3.83	3.24
Bond Strength (W.B.)	1.9	1.8	1.88	2.81
Plating Thickness	1.9	6.5	8.43	2.52
Coplanarity	5.7	1.8	2.08	8.40

If you have any questions or suggestion concerning the matters raised in this document please send them to the following electronic mail address:

ask.memory@st.com

(for general enquiries)

Please remember to include your name, company, location, telephone number and fax number

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
© 1999 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>