

Application Specific Discretes A.Ś.D.™

ESDA6V1BC6 QUAD BIDIRECTIONAL TRANSILTM SUPPRESSOR FOR ESD PROTECTION

APPLICATIONS

Where transient overvoltage protection in ESD sensitive equipment is required, such as :

- COMPUTERS
- PRINTERS
- COMMUNICATION SYSTEMS
- VIDEO EQUIPMENT

This device is particularly adapted to the protection of symmetrical signals.

DESCRIPTION

The ESDA6V1BC6 is a monolithic array designed to protect up to 4 lines in a bidirectional way against ESD transients.

The device is ideal for situations where board space is at a premium.

FEATURES

- 4 BIDIRECTIONAL TRANSIL FUNCTIONS
- ESD PROTECTION FOR DATA, SIGNAL AND V_{CC} BUS
- STAND OFF VOLTAGE RANGE: ± 5 V MIN.
- LOW LEAKAGE CURRENT < 1 µA
- PEAK PULSE POWER (8/20) = 80W

BENEFITS


- High ESD protection level : up to 25 kV
- High integration
- Suitable for high density boards

COMPLIES WITH THE FOLLOWING STANDARDS:


IEC 1000-4-2:1	15 kV (a
9	8 KV 1	2

ir discharge) (contact discharge) 8 kV

- MIL STD 883C-Method 3015-6: class3 (human body model)



FUNCTIONAL DIAGRAM SOT23-6L



ESDA6V1BC6


1. ESD protection by ESDA6V1BC6

With the focus of lowering the operation levels, the problem of malfunction caused by the environment is critical. Electrostatic discharge (ESD) is a major cause of failure in electronic system.

Transient Voltage Suppressors are an ideal choice for ESD protection and have proven capable in suppressing ESD events. They are capable of clamping the incoming transient to a low enough level such that damage to the protected semiconductor is prevented.

Surface mount TVS arrays offer the best choice for minimal lead inductance.

They serve as parallel protection elements, connected between the signal line to ground. As the transient rises above the operating voltage of the device, the TVS array becomes a low impedance path diverting the transient current to ground.



Bidirectional protection for 0V biased signals.

The ESDA6V1BC6 array is the ideal product for use as board level protection of ESD sensitive semiconductor components.

The tiny SOT23-6L package allows design flexibility in the design of "crowded" boards where the space saving is at a premium. This enables to shorten the routing and can contribute to improve ESD performance.

2. Circuit Board Layout

Circuit board layout is a critical design step in the suppression of ESD induced transients. The following guidelines are recommended :

<u>/</u>حک

- The ESDA6V1BC6 should be placed as near as possible to the input terminals or connectors.
- Minimise the path length between the ESD suppressor and the protected device
- Minimise all conductive loops, including power and ground loops
- The ESD transient return path to ground should be kept as short as possible.
- Use ground planes whenever possible.


ABSOLUTE MAXIMUM RATINGS (Tamb = 25°C)

Symbol	Test conditions	Value	Unit
Vpp	ESD discharge - MIL STD 883C - Method 3015-6 IEC 1000-4-2 air discharge IEC 1000-4-2 contact discharge	25 15 8	kV
Ррр	Peak pulse power (8/20µs)	80	W
Tj	Junction temperature	150	°C
T _{stg}	Storage temperature range	-55 to +150	°C
ΤL	Lead solder temperature (10 second duration)	260	°C
T _{op}	Operating temperature range (note 1)	-40 to +125	°C

Note 1: Variation of parameters is given by curves.

ELECTRICAL CHARACTERISTICS (Tamb = 25°C)

Symbol	Parameter			
V _{RM}	Stand-off voltage			
Vbr	Breakdown voltage			
Vcl	Clamping voltage			
Irm	Leakage current			
IPP	Peak pulse current			
С	Capacitance			
Rd	Dynamic resistance			




	V _{BR}	@	IR	I _{RM} @	VRM	Rd	αΤ	С
Туре	min.	max.		max.		typ.	max.	typ.
						note 1		0V bias
	V	V	mA	μΑ	V	Ω	10 ⁻⁴ /°C	рF
ESDA6V1BC6	6.1	8	1	1	5	1.35	3	20

Note 1 : Square pulse, Ipp = 3A, $tp=2.5\mu s$.

ESDA6V1BC6

Fig. 1: Peak power dissipation versus initial junction temperature.






Fig. 3: Clamping voltage versus peak pulse current (Tj initial = 25 °C). Rectangular waveform tp = $2.5 \,\mu$ s.





Fig. 5: Relative variation of leakage current versus junction temperature (typical values).








Fig. 4: Capacitance versus reverse applied voltage (typical values).



57

ORDER CODE




MARKING


Туре	Marking		
ESDA6V1BC6	BS55		

Packaging: Standard packaging is tape and reel.

FOOT PRINT



PACKAGE MECHANICAL DATA SOT23-6L



	DIMENSIONS							
REF.	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	0.90		1.45	0.035		0.057		
A1	0		0.15	0		0.006		
A2	0.90		1.30	0.035		0.0512		
b	0.35		0.50	0.0137		0.02		
С	0.09		0.20	0.004		0.008		
D	2.80		3.00	0.11		0.118		
E	1.50		1.75	0.059		0.0689		
е		0.95			0.0374			
н	2.60		3.00	0.102		0.118		
L	0.10		0.60	0.004		0.024		
М			10°			10°		

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor forany infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.

STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

