



LCP1521

Application Specific Discretes
A.S.D.TM

PROGRAMMABLE TRANSIENT VOLTAGE
SUPPRESSOR FOR SLIC PROTECTION

FEATURES

- Dual programmable transient suppressor
- Wide negative firing voltage range:
 $V_{MGL} = -150\text{ V max.}$
- Low dynamic switching voltages: V_{FP} and V_{DGL}
- Low gate triggering current: $I_{GT} = 2\text{ mA max}$
- Peak pulse current: $I_{PP} = 30\text{ A (10/1000 }\mu\text{s)}$
- Holding current: $I_H = 150\text{ mA}$


DESCRIPTION

This device has been especially designed to protect new high voltage, as well as classical SLICs, against transient overvoltages.


Positive overvoltages are clipped with 2 diodes. Negative surges are suppressed by 2 thyristors, their breakdown voltage being referenced to $-V_{BAT}$ through the gate.

This component presents a very low gate triggering current (I_{GT}) in order to reduce the current consumption on printed circuit board during the firing phase.

A particular attention has been given to the internal wire bonding. The Kelvin method configuration ensures reliable protection, reducing the overvoltage introduced by the parasitic inductances of the wiring $L \times (di/dt)$, especially for very fast transients.



FUNCTIONAL DIAGRAM



COMPLIES WITH THE FOLLOWING STANDARDS:	Peak Surge Voltage (V)	Voltage Waveform (μ s)	Current Waveform (μ s)	Admissible Ipp (A)	Necessary Resistor (Ω)
ITU-T K20	4000 1000	10/700 10/700	5/310 5/310	40 25	60 -
VDE0433	2000	10/700	5/310	40	10
VDE0878	2000	1.2/50	1/20	50	2
IEC1000-4-5	level 3 level 4	10/700 1.2/50	5/310 8/20	40 100	10 -
FCC Part 68 lightning surge type A	1500 800	10/160 10/560	10/160 10/560	50 35	22 15
FCC Part 68 lightning surge type B	1000	9/220	5/320	25	-
BELLCORE: NWT-001089-CORE First level	2500 1000	2/10 10/1000	2/10 10/1000	170 30	10 24
BELLCORE: NWT-001089-CORE Second level	5000	2/10	2/10	170	20


Note 1: the mentioned value of the series resistance is the minimum value needed to fulfill the standard requirement.

ABSOLUTE MAXIMUM RATINGS ($T_{amb} = 25^{\circ}\text{C}$, unless otherwise specified).

Symbol	Parameter		Value	Unit
I _{PP}	Peak pulse current (see note1)	10/1000 μ s 5/310 μ s 2/10 μ s	30 40 170	A
I _{TSM}	Non repetitive surge peak on-state current (F = 50Hz)	t _p = 10ms t = 1s	20 5	A
I _{GSM}	Maximum gate current (half sine wave t _p = 10ms)		2	A
V _{MLG} V _{MGL}	Maximum voltage LINE/GND Maximum voltage GATE/LINE	-40°C < T _{amb} < +85°C -40°C < T _{amb} < +85°C	-150 -150	V
T _{stg} T _j	Storage temperature range Maximum junction temperature		- 55 to + 150 150	°C
T _L	Maximum lead temperature for soldering during 10s		260	°C

Note 1: Pulse waveform

10 / 1000 μ s	t _r = 10 μ s	t _p = 1000 μ s
5 / 310 μ s	t _r = 5 μ s	t _p = 310 μ s
2 / 10 μ s	t _r = 2 μ s	t _p = 10 μ s




THERMAL RESISTANCE

Symbol	Parameter	Value	Unit
Rth (j-a)	Junction to ambient	170	°C/W

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C)

Symbol	Parameter
I _{GT}	Gate triggering current
I _H	Holding current
I _{RM}	Reverse leakage current LINE / GND
I _{RG}	Reverse leakage current GATE / LINE
V _{RM}	Reverse voltage LINE / GND
V _{GT}	Gate triggering voltage
V _F	Forward drop voltage LINE / GND
V _{FP}	Peak forward voltage LINE / GND
V _{DGL}	Dynamic switching voltage GATE / LINE
V _{GATE}	GATE / GND voltage
V _{RG}	Reverse voltage GATE / LINE
C	Capacitance LINE / GND

1 - PARAMETERS RELATED TO THE DIODE LINE / GND (T_{amb} = 25°C)

Symbol	Test conditions	Max	Unit
V _F	Square pulse : t _p = 500μs I _F = 5A	2	V
V _{FP} (note 1)	10/700μs 1.5kV R _P = 10Ω 1.2/50μs 1.5kV R _P = 10Ω 2/10μs 2.5kV R _P = 62Ω	5 7 12	V

Note 1: see test circuit for V_{FP}; R_P is the protection resistor located on the line card.

2 - PARAMETERS RELATED TO THE PROTECTION THYRISTOR ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Test conditions	Min	Max	Unit
I_{GT}	$V_{GND/LINE} = -48\text{V}$	0.1	2	mA
I_H	$V_{GATE} = -48\text{V}$ (see note 2)	150		mA
V_{GT}	at I_{GT}		1.5	V
I_{RG}	$T_C=25^{\circ}\text{C}$ $V_{RG} = -150\text{V}$ $T_C=85^{\circ}\text{C}$ $V_{RG} = -150\text{V}$		5 50	μA
V_{DGL}	$V_{GATE} = -48\text{V}$ (see note 3) 10/700 μs 1kV $R_P = 10\Omega$ $I_{PP} = 30\text{A}$ 1.2/50 μs 1.5kV $R_P = 10\Omega$ $I_{PP} = 30\text{A}$ 2/10 μs 2.5kV $R_P = 62\Omega$ $I_{PP} = 38\text{A}$		7 10 25	V



Note 2: see functional holding current (I_H) test circuit

Note 3: see test circuit for V_{DGL}

The oscillations with a time duration lower than 50ns are not taken into account

3 - PARAMETERS RELATED TO DIODE AND PROTECTION THYRISTOR ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Test conditions	Max	Unit
I_{RM}	$T_C=25^{\circ}\text{C}$ $V_{GATE/LINE} = -1\text{V}$ $V_{RM} = -150\text{V}$ $T_C=85^{\circ}\text{C}$ $V_{GATE/LINE} = -1\text{V}$ $V_{RM} = -150\text{V}$	5 50	μA
C	$V_R = -3\text{V}$ $F = 1\text{MHz}$ $V_R = -48\text{V}$ $F = 1\text{MHz}$	100 50	pF

FUNCTIONAL HOLDING CURRENT (I_H) TEST CIRCUIT : GO-NO GO TEST

TEST CIRCUIT FOR V_{FP} AND V_{DGL} PARAMETERS


Pulse (μs)		V_P	C_1	C_2	L	R_1	R_2	R_3	R_4	I_{PP}	R_P
t_r	t_p	(V)	(μF)	(nF)	(μH)	(Ω)	(Ω)	(Ω)	(Ω)	(A)	(Ω)
10	700	1500	20	200	0	50	15	25	25	30	10
1.2	50	1500	1	33	0	76	13	25	25	30	10
2	10	2500	10	0	1.1	1.3	0	3	3	38	62

TECHNICAL INFORMATION



Fig. A1: LCP1521 concept behavior.

Figure A1 shows the classical protection circuit using the LCP1521 crowbar concept. This topology has been developed to protect the new high voltage SLIC's, it allows to program the negative firing threshold while the positive clamping value is fixed at GND.

When a negative surge occurs on one wire (L1 for example) a current I_{gn} flows through the base of the transistor T1 and then injects a current in the gate of the thyristor Th1. Th1 fires and all the surge current flows through the ground. After the surge when the current flowing through Th1 becomes less negative than the holding current I_H , then Th1 switches off.

When a positive surge occurs on one wire (L1 for example) the diode D1 conducts and the surge current flows through the ground.

Fig. A2: Example of PCB layout based on LCP1521 protection.

In order to minimize the remaining voltage across the SLIC inputs during the surge, the TIP and RING pins of the LCP1521 are doubled (Pins 1 and 8 for TIP / Pins 4 and 5 for RING).

This fact allows the board designer to connect the track like designed in figure A2. With such a PCB design, the extra voltages caused by track stray inductance ($L \frac{di}{dt}$) remain located on the line side of the LCP and do not affect its SLIC side.

The capacitor C is used to speed up the crowbar structure firing during the fast surge edges.

This allows to minimize the dynamical breakover voltage at the SLIC Tip and Ring inputs during fast strikes. Please note that this capacitor is generally present around the SLIC - Vbat pin.

So to be efficient it has to be as close as possible from the LCP1521 Gate pin and from the reference ground track (or plane) (see Fig. A2). The optimized value for C is 220nF.

The series resistors Rs1 and Rs2 designed in figure 1 represent the fuse resistors or the PTC which are mandatory to withstand the power contact or the power inductance tests imposed by the different country standards. Taking into account this fact the actual lightning surge current flowing through the LCP is equal to:

$$I_{\text{surge}} = V_{\text{surge}} / (R_g + R_s)$$

With V_{surge} = peak surge voltage imposed by the standard.

R_g = series resistor of the surge generator


R_s = series resistor of the line card (e.g. PTC)

e.g. For a line card with 30Ω of series resistors which has to be qualified under Bellcore 1000V 10/1000 μ s surge, the actual current through the LCP1521 is equal to:

$$I_{\text{surge}} = 1000 / (10 + 30) = \underline{\underline{25A}}$$


The LCP1521 is particularly optimized for the new telecom applications such as the fiber in the loop, the WLL, the decentralized central office for example. These short line applications need smaller operating voltages than the long line applications and then allow the use of high voltage SLIC's operating without ring relay. The schematics of figure A3 gives the most frequent topology used for these emergent applications.

Fig. A3: Protection of high voltage SLIC.




LCP1521


Surge peak current versus overload duration.



Relative variation of holding current versus junction temperature




ORDER CODE



PACKAGE MECHANICAL DATA

SO-8 (Plastic)



REF.	DIMENSIONS					
	Millimetres			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
a1	0.1		0.25	0.004		0.010
a2			1.65			0.065
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.014		0.019
b1	0.19		0.25	0.007		0.010
C	0.25	0.50	0.50	0.010		0.020
c1	45° (typ)					
D	4.8		5.0	0.189		0.197
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.15		0.157
L	0.4		1.27	0.016		0.050
M			0.6			0.024
S	8° (max)					

Order code	Marking	Package	Weight	Base qty	Delivery mode
LCP1521	151DHV	SO-8	0.08 g	2500	Tube
LCP1521RL	151DHV	SO-8	0.08 g	2000	Tape & Reel

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>