



STD38NF03L

N - CHANNEL 30V - 0.013 Ω - 38A TO-252 STripFET™ POWER MOSFET

PRELIMINARY DATA

TYPE	V _{DSS}	R _{DS(on)}	I _D
STD38NF03L	30 V	< 0.019 Ω	38 A


- TYPICAL R_{DS(on)} = 0.013 Ω
- OPTIMIZED FOR HIGH SWITCHING OPERATIONS
- LOW THRESHOLD DRIVE
- ADD SUFFIX "T4" FOR ORDERING IN TAPE & REEL

DESCRIPTION


This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- MOTOR CONTROL, AUDIO AMPLIFIERS
- DC-DC & DC-AC CONVERTERS



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	30	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	30	V
V _{GS}	Gate-source Voltage	± 20	V
I _{D(*)}	Drain Current (continuous) at T _c = 25 °C	38	A
I _D	Drain Current (continuous) at T _c = 100 °C	27	A
I _{DM(•)}	Drain Current (pulsed)	152	A
P _{tot}	Total Dissipation at T _c = 25 °C	45	W
	Derating Factor	0.3	W/°C
T _{stg}	Storage Temperature	-65 to 175	°C
T _j	Max. Operating Junction Temperature	175	°C

(*) Pulse width limited by safe operating area

(*) Value limited by the package

STD38NF03L

THERMAL DATA

R _{thj-pcb}	Thermal Resistance Junction-PC Board	Max	3.33	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	Max	62.5	°C/W
R _{thj-sink}	Thermal Resistance Case-sink	Typ	1.5	°C/W
T _I	Maximum Lead Temperature For Soldering Purpose		300	°C

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA V _{GS} = 0	30			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating T _c = 125 °C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} I _D = 250 μA	1	1.7	2.5	V
R _{D(on)}	Static Drain-source On Resistance	V _{GS} = 10 V I _D = 19 A V _{GS} = 4.5 V I _D = 19 A		0.013 0.016	0.019 0.023	Ω Ω
I _{D(on)}	On State Drain Current	V _{DS} > I _{D(on)} × R _{D(on)max} V _{GS} = 10 V	38			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} > I _{D(on)} × R _{D(on)max} I _D = 19 A		28		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 20 V f = 1 MHz V _{GS} = 0 V		1450 390 155		pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 15 \text{ V}$ $I_D = 27.5 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 4.5 \text{ V}$ (Resistive Load, see fig. 3)		25 280		ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 24 \text{ V}$ $I_D = 55 \text{ A}$ $V_{GS} = 4.5 \text{ V}$		27 11 12	36	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$ t_f	Turn-off Delay Time Fall Time	$V_{DD} = 15 \text{ V}$ $I_D = 27.5 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 4.5 \text{ V}$ (Resistive Load, see fig. 3)		60 240		ns ns
$t_{r(V_{off})}$ t_f t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{CLAMP} = 24 \text{ V}$ $I_D = 55 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 4.5 \text{ V}$ (Inductive Load, see fig. 5)		140 200 350		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM}(\bullet)$	Source-drain Current Source-drain Current (pulsed)				38 152	A A
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 38 \text{ A}$ $V_{GS} = 0$			1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 55 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 15 \text{ V}$ $T_j = 150 \text{ }^\circ\text{C}$ (see test circuit, fig. 5)		45 52 2.3		ns nC A

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

(*) Pulse width limited by safe operating area

STD38NF03L

Fig. 1: Unclamped Inductive Load Test Circuit



Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load



Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



TO-252 (DPAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
H	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039



0068772-B

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>