




74LVX174

HEX D-TYPE FLIP FLOP WITH CLEAR WITH 5V TOLERANT INPUTS

- HIGH SPEED:
 $f_{MAX} = 180\text{ MHz (TYP.)}$ at $V_{CC} = 3.3\text{ V}$
- 5V TOLERANT INPUTS
- POWER-DOWN PROTECTION ON INPUTS
- INPUT VOLTAGE LEVEL:
 $V_{IL} = 0.8\text{ V}$, $V_{IH} = 2\text{ V}$ at $V_{CC} = 3\text{ V}$
- LOW POWER DISSIPATION:
 $I_{CC} = 4\text{ }\mu\text{A (MAX.)}$ at $T_A = 25^\circ\text{C}$
- LOW NOISE:
 $V_{OLP} = 0.3\text{ V (TYP.)}$ at $V_{CC} = 3.3\text{ V}$
- SYMMETRICAL OUTPUT IMPEDANCE:
 $|I_{OH}| = I_{OL} = 4\text{ mA (MIN)}$
- BALANCED PROPAGATION DELAYS:
 $t_{PLH} \approx t_{PHL}$
- OPERATING VOLTAGE RANGE:
 $V_{CC (\text{OPR})} = 2\text{ V to }3.6\text{ V}$
- PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 174
- IMPROVED LATCH-UP IMMUNITY

DESCRIPTION

The LVX174 is a low voltage CMOS HEX D-TYPE FLIP FLOP WITH CLEAR NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C²MOS technology. It is ideal for low power and low noise 3.3V applications.



Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.


When the CLEAR input is held low, the Q outputs are held low independently of the other inputs.

Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.

It has better speed performance at 3.3V than 5V LS-TTL family combined with the true CMOS low power consumption.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS



74LVX174

INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	$\overline{\text{CLEAR}}$	Asynchronous Master Reset (Active LOW)
2, 5, 7, 10, 12, 15	Q0 to Q5	Flip-Flop Outputs
3, 4, 6, 11, 13, 14	D0 to D5	Data Inputs
9	CLOCK	Clock Input (LOW-to-HIGH, Edge-Triggered)
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

TRUTH TABLE

INPUTS			OUTPUTS		FUNCTION
$\overline{\text{CLEAR}}$	D	CLOCK	Q		
L	X	X	L		CLEAR
H	L	---	L		
H	H	---	H		
H	X	---	Q_n		NO CHANGE

X: Don't Care

LOGIC DIAGRAM



This logic diagram has not be used to estimate propagation delays

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7.0	V
V_I	DC Input Voltage	-0.5 to 7.0	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	- 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Current	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage (note 1)	2 to 3.6	V
V_I	Input Voltage	0 to 5.5	V
V_O	Output Voltage	0 to V_{CC}	V
T_{op}	Operating Temperature:	-40 to +85	°C
dt/dv	Input Rise and Fall Time ($V_{CC} = 3V$) (note 2)	0 to 100	ns/V

1) Truth Table guaranteed: 1.2V to 3.6V

2) V_{IN} from 0.8V to 2V

DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value					Unit	
		V _{CC} (V)		T _A = 25 °C			-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	2.0		1.5			1.5		V	
		3.0		2.0			2.0			
		3.6		2.4			2.4			
V _{IL}	Low Level Input Voltage	2.0				0.5		0.5	V	
		3.0				0.8		0.8		
		3.6				0.8		0.8		
V _{OH}	High Level Output Voltage	2.0	V _I ^(*) = V _{IH} or V _{IL}	I _O =-50 μA	1.9	2.0		1.9	V	
		3.0		I _O =-50 μA	2.9	3.0		2.9		
		3.0		I _O =-4 mA	2.58			2.48		
V _{OL}	Low Level Output Voltage	2.0	V _I ^(*) = V _{IH} or V _{IL}	I _O =50 μA		0.0	0.1		V	
		3.0		I _O =50 μA		0.0	0.1			
		3.0		I _O =4 mA			0.36			
I _I	Input Leakage Current	3.6	V _I = 5V or GND			±0.1		±1	μA	
I _{CC}	Quiescent Supply Current	3.6	V _I = V _{CC} or GND			4		40	μA	

(*) All outputs loaded.

DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions		Value					Unit		
		V _{CC} (V)		T _A = 25 °C			-40 to 85 °C				
				Min.	Typ.	Max.	Min.	Max.			
V _{OLP}	Dynamic Low Voltage Quiet Output (note 1, 2)	3.3	C _L = 50 pF		0.3	0.8			V		
				-0.8	-0.3						
V _{IHD}	Dynamic High Voltage Input (note 1, 3)					2					
				0.8							
V _{ILD}	Dynamic Low Voltage Input (note 1, 3)	3.3									

1) Worst case package

2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n - 1) outputs switching and one output at GND

3) max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). f=1MHz

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3$ ns)

Symbol	Parameter	Test Condition			Value					Unit	
		V_{CC} (V)	C_L (pF)		$T_A = 25^\circ C$		-40 to $85^\circ C$				
					Min.	Typ.	Max.	Min.	Max.		
t_{PLH} t_{PHL}	Propagation Delay Time CK to Q	2.7	15			7.6	14.5	1.0	17.5	ns	
		2.7	50			10.1	18.0	1.0	21.0		
		3.3 ^(*)	15			5.9	9.3	1.0	11.0		
		3.3 ^(*)	50			8.4	12.8	1.0	14.5		
t_{PLH} t_{PHL}	Propagation Delay Time CLR to Q	2.7	15			7.9	15.0	1.0	18.5	ns	
		2.7	50			10.4	18.5	1.0	22.0		
		3.3 ^(*)	15			6.2	9.7	1.0	11.5		
		3.3 ^(*)	50			8.7	13.2	1.0	15.0		
t_{WL}	CLR pulse Width, HIGH	2.7				6.5			7.5	ns	
		3.3 ^(*)				5.0			5.0		
t_w	CK pulse Width	2.7				6.5			7.5	ns	
		3.3 ^(*)				5.0			5.0		
t_s	Setup Time Q to CK HIGH or LOW	2.7				7.5			8.5	ns	
		3.3 ^(*)				5.0			6.0		
t_h	Hold Time Q to CK HIGH or LOW	2.7				0.0			0.0	ns	
		3.3 ^(*)				0.0			0.0		
t_{REM}	Recovery Time CLR to Q	2.7				4.5			4.5	ns	
		3.3 ^(*)				3.0			3.0		
f_{MAX}	Maximum Clock Frequency	2.7	15		65	130		55		MHz	
		2.7	50		45	60		40			
		3.3 ^(*)	15		115	180		95			
		3.3 ^(*)	50		65	95		55			
t_{OSLH} t_{OSH}	Output to Output Skew Time (note 1, 2)	2.7	50			0.5	1.0		1.5	ns	
		3.3 ^(*)	50			0.5	1.0		1.5		

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW

2) Parameter guaranteed by design


(*) Voltage range is $3.3V \pm 0.3V$

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Test Conditions		Value					Unit	
		V_{CC} (V)		$T_A = 25^\circ C$		-40 to $85^\circ C$				
				Min.	Typ.	Max.	Min.	Max.		
C_{IN}	Input Capacitance	3.3			5					pF
C_{PD}	Power Dissipation Capacitance (note 1)	3.3	$f_{IN} = 10$ MHz		23					pF

1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/n$ (per circuit)


TEST CIRCUIT




$C_L = 50 \text{ pF}$ or equivalent (includes jig and probe capacitance)
 $R_T = Z_{\text{out}}$ of pulse generator (typically 50Ω)

WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES ($f=1\text{MHz}$; 50% duty cycle)

WAVEFORM 2: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)




WAVEFORM 3: RECOVERY TIME (f=1MHz; 50% duty cycle)




SO-16 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.004		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1		45 (typ.)				
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S		8 (max.)				



TSSOP16 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.1			0.433
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.85	0.9	0.95	0.335	0.354	0.374
b	0.19		0.30	0.0075		0.0118
c	0.09		0.20	0.0035		0.0079
D	4.9	5	5.1	0.193	0.197	0.201
E	6.25	6.4	6.5	0.246	0.252	0.256
E1	4.3	4.4	4.48	0.169	0.173	0.176
e		0.65 BSC			0.0256 BSC	
K	0°	4°	8°	0°	4°	8°
L	0.50	0.60	0.70	0.020	0.024	0.028



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
<http://www.st.com>