



QRR9803

QUALITY & RELIABILITY REPORT

October 1997 to September 1998 - EPROM, Flash Memory, EEPROM and NVRAM Products

INTRODUCTION

STMicroelectronics manufactures a wide range of memory types which include:

Non-volatile memories: Flash memory, UV EPROM, OTP EPROM and EEPROMs. EPROM products are manufactured in both 1.5 μ NMOS and 0.8 to 0.6 μ CMOS technology; Flash memories in 1.2 to 0.6 μ CMOS technology; OTP EPROMs in 0.8 to 0.6 μ and EEPROMs in 1.2 to 0.6 μ CMOS technology.

Packages for non-volatile memories include both ceramic FDIP and plastic PDIP, PLCC, SO and TSOP.

Non-volatile RAM: ZEROPOWER and TIMEKEEPER ranges are manufactured in 1.2-0.7 μ HCMOS technology.

Packages for ZEROPOWER and TIMEKEEPER products use a modified PDIP or SO with an additional "top hat" assembly mounted above and containing a Lithium battery and optionally a quartz crystal. The battery and crystal are sealed in the plastic cap with a plastic resin.

The results presented in this quarterly report cover the tests made from October 1997 to September 1998. Regular reports are issued each quarter with the last years cumulative results.

Director of
Memory Products Group
Quality Control & Reliability

Attilio PANCHIERI

Find the report to the ST web site at www.st.com

CONTENT

Table 1.	Final Average Outgoing Quality (AOQ)	pag.	4
Table 2.	Failure Rate Predictions (Fit)	pag.	5
Table 3.	NMOS E3/1.5mm Process UV EPROM Reliability Data, Die Related Tests	pag.	6
Table 4.	CMOS E5/0.8mm Process UV EPROM Reliability Data, Die Related Tests	pag.	7
Table 5A.	CMOS E5/0.6mm Process (-35% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	8
Table 5B.	CMOS E5/0.6mm Process (-35% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	9
Table 6.	CMOS E6/0.6mm Process (-10% upgrade) UV EPROM Reliability Data, Die Related Tests	pag.	10
Table 7.	CMOS E6DM/0.6mm Process UV EPROM Reliability Data, Die Related Tests	pag.	11
Table 8.	UV EPROM Reliability Data, Package Related Tests (Ceramic Frit-Seal)	pag.	12
Table 9A.	CMOS E5/0.6mm Process (-35% Upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	13
Table 9B.	CMOS E5/0.6mm Process (-35% Upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	14
Table 10A.	CMOS E5/0.6mm Process (-35% Upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	15
Table 10B.	CMOS E5/0.6mm Process (-35% Upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	16
Table 11.	CMOS E6/0.6mm Process (-10% Upgrade) OTP EPROM Reliability Data, Die Related Tests	pag.	17
Table 12.	CMOS E6/0.6mm Process (-10% Upgrade) OTP EPROM Reliability Data, Package Related Tests	pag.	18
Table 13.	CMOS E6DM/0.6mm Process OTP EPROM Reliability Data, Die Related Tests	pag.	19
Table 14.	CMOS E6DM/0.6mm Process OTP EPROM Reliability Data, Package Related Tests	pag.	20
Table 15.	CMOS T5/0.8mm Process (-20% upgrade) Flash Memory Reliability Data, Die Related Tests	pag.	21
Table 16.	CMOS T5/0.8mm Process (-20% upgrade) Flash Memory Reliability Data, Package Related Tests	pag.	22
Table 17A.	CMOS T6/0.6mm Process Flash Memory Reliability Data, Die Related Tests	pag.	23
Table 17B.	CMOS T6/0.6mm Process Flash Memory Reliability Data, Die Related Tests	pag.	24
Table 18A.	CMOS T6/0.6mm Process Flash Memory Reliability Data, Package Related Tests	pag.	25
Table 18B.	CMOS T6/0.6mm Process Flash Memory Reliability Data, Package Related Tests	pag.	26
Table 19.	CMOS F4/1.2mm Process EEPROM Reliability Data, Die Related Tests	pag.	27
Table 20.	CMOS F4/1.2mm Process EEPROM Reliability Data, Package Related Tests	pag.	28
Table 21A.	CMOS F4S/1.0mm Process EEPROM Reliability Data, Die Related Tests	pag.	29
Table 21B.	CMOS F4S/1.0mm Process EEPROM Reliability Data, Die Related Tests	pag.	30
Table 22A.	CMOS F4S/1.0mm Process EEPROM Reliability Data, Package Related Tests	pag.	31
Table 22B.	CMOS F4S/1.0mm Process EEPROM Reliability Data, Package Related Tests	pag.	32

Table 22C.	CMOS F4S/1.0mm Process EEPROM Reliability Data, Package Related Tests	pag.	33
Table 23A.	CMOS F6 0,6mm Process EEPROM Reliability Data, Die Related Tests	pag.	34
Table 23B.	CMOS F6 0,6mm Process EEPROM Reliability Data, Die Related Tests	pag.	35
Table 24A.	CMOS F6 0,6mm Process EEPROM Reliability Data, Package Related Tests	pag.	36
Table 24B.	CMOS F6 0,6mm Process EEPROM Reliability Data, Package Related Tests	pag.	37
Table 25.	CMOS SPECTRUM/2.0mm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests	pag.	38
Table 26.	CMOS SPECTRUM/2.0mm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests	pag.	38
Table 27.	HCMOS S3/1.2mm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests	pag.	39
Table 28.	HCMOS S3/1.2mm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests	pag.	39
Table 29.	HCMOS 4DZ/0.8mm Process ZEROPOWER NVRAM Reliability Data, Die Related Tests	pag.	40
Table 30.	HCMOS 4DZ/0.8mm Process ZEROPOWER NVRAM Reliability Data, Package Related Tests	pag.	40
Table 31.	HCMOS 4DZ/0.7mm Process ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests	pag.	41
Table 32.	HCMOS 4DZ/0.7mm Process ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests	pag.	41
Table 33.	ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests	pag.	42
Table 34.	ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests	pag.	42
Table 35.	Statistical Process Control: CMOS E5/0.6mm Process (–35% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag.	43
Table 36.	Statistical Process Control: CMOS E6DM/0.6mm Process UV EPROM and OTP EPROM, Phoenix - USA PF1 Diffusion Line	pag.	44
Table 37.	Statistical Process Control: CMOS E6/0.6mm Process (–10% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line	pag.	45
Table 38.	Statistical Process Control: CMOS E6/0.6mm Process (–10% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line	pag.	46
Table 39.	Statistical Process Control: CMOS T5/0.8mm Process (-20% upgrade) Flash Memory, Agrate - Italy F8 Diffusion Line	pag.	47
Table 40.	Statistical Process Control: CMOS T5/0.8mm Process (-20% upgrade) Flash Memory, Agrate - Italy R1 Diffusion Line	pag.	48
Table 41A.	Statistical Process Control: CMOS T6/0.6mm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag.	49
Table 41B.	Statistical Process Control: CMOS T6/0.6mm Process Flash Memory, Agrate - Italy R1 Diffusion Line	pag.	50
Table 42A.	Statistical Process Control: CMOS T6/0.6mm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag.	51
Table 42B.	Statistical Process Control: CMOS T6/0.6mm Process Flash Memory, Catania - Italy M5 Diffusion Line	pag.	52
Table 43.	Statistical Process Control: CMOS F6 0.6mm Process EEPROM Memory, Agrate - Italy F8 Diffusion Line	pag.	53
Table 44.	Statistical Process Control: UV EPROM Ceramic Frit-Seal Package Assembly Line, Singapore	pag.	54
Table 45.	Statistical Process Control: TSOP Package Assembly Line, Singapore	pag.	54
Table 46.	Statistical Process Control: PLCC Package Assembly Line, Singapore	pag.	54

Table 1. Final Average Outgoing Quality (AOQ)
October 1997 to September 1998

Process	Electrical ppm				Visual ppm			
	4Q97	1Q98	2Q98	3Q98	4Q97	1Q98	2Q98	3Q98
UV EPROM CMOS NMOS	19 0	20 0	18 20	7 0	11 0	13 20	19 20	12 20
OTP EPROM CMOS	18	20	20	19	11	10	8	6
FLASH CMOS	0	2	3	9	10	6	6	5
NVRAM CMOS	0	0	0	0	5	3	3	0
EEPROM CMOS	2	2	4	7	6	8	8	2

Table 2. Failure Rate Predictions (Fit)
October 1997 to September 1998

Process	Actual Device hrs		Temperature Activation Energy (eV)	Voltage Acceleration Factor	Equivalent hrs 55 °C (x 10 ⁶)	Life Test Failure	Failure Rate (Fit) Confidence Level	
	Dev. hrs (x 10 ⁶)	Temp. (°C)					60%	90%
UV EPROM								
CMOS E5 -35%	2.998	140	0.6	4.0	822	0	1.1	2.8
CMOS E6 - DM	2.525	140	0.6	4.0	692	0	1.3	3.3
CMOS E6 -10%	2.700	140	0.6	4.0	740	0	1.2	3.1
OTP EPROM								
CMOS E5 -35%	2.621	140	0.6	4.0	679	0	1.3	3.4
FLASH								
CMOS T5 -20%	3.289	140	0.6	4.0	852	0	1.1	2.7
CMOS T6	17.656	140	0.6	4.6	5,262	0	0.2	0.4
EEPROM								
CMOS F4S	3.107	140	0.6	3.0	730	0	1.2	3.1
CMOS F6SP	0.987	140	0.6	4.6	356	0	2.6	6.5
NVRAM								
HCMOS S3	1.835	100	0.7	64	2,349	1	0.9	1.7
HCMOS 4DZ	2.801	125	0.7	6.0	1,294	0	0.7	1.8

**Table 3. NMOS E3/1.5 μ m Process UV EPROM Reliability Data, Die Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M2716		M2732A		M2764A		M27128A		M27256		M27512	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,												
		– 48 hrs	-	-	-	-	755	0	-	-	315	0	-	-
		– 168 hrs	-	-	-	-	630	0	-	-	-	-	-	-
		– 500 hrs	-	-	-	-	560	0	-	-	-	-	-	-
Retention Bake	1008	250°C,												
		– 48 hrs	-	-	-	-	630	0	-	-	-	-	-	-
		– 168 hrs	-	-	-	-	630	0	-	-	-	-	-	-
		– 500 hrs	-	-	-	-	560	0	-	-	-	-	-	-

**Table 4. CMOS E5/0.8 μ m Process UV EPROM Reliability Data, Die Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C64A	
			Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 48 hrs – 168 hrs – 500 hrs – 1000 hrs		
			696	0
			80	0
			80	0
Retention Bake	1008	250°C, – 48 hrs – 168 hrs – 500 hrs		
			80	0
			80	0
			80	0

Table 5A. CMOS E5/0.6 μ m Process (-35% upgrade) UV EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C1001 (D)		M27C1024 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,								
		– 48 hrs	4,564	0	2,863	0	-	-	-	-
		– 168 hrs	560	0	630	0	-	-	-	-
		– 500 hrs	560	0	560	0	-	-	-	-
		– 1000 hrs	480	0	560	0	-	-	-	-
Retention Bake	1008	250°C,								
		– 48 hrs	80	0	630	0	-	-	-	-
		– 168 hrs	80	0	630	0	-	-	-	-
		– 500 hrs	80	0	560	0	-	-	-	-
		– 1000 hrs	-	-	-	-	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 5B. CMOS E5/0.6 μ m Process (-35% upgrade) UV EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C2001 (D)		M27C4002 (D)		M27C801 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,						
		– 48 hrs	702	0	237	0	18,261	0
		– 168 hrs	240	0	160	0	320	0
		– 500 hrs	240	0	160	0	320	0
		– 1000 hrs	240	0	160	0	320	0
Retention Bake	1008	250°C,						
		– 48 hrs	240	0	160	0	320	0
		– 168 hrs	240	0	160	0	320	0
		– 500 hrs	240	0	160	0	320	0
		– 1000 hrs	-	-	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 6. CMOS E6/0.6μm Process (-10% upgrade) UV EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C1024 (F)		M27C2001 (F)		M27C4001 (F)		M27C4002 (F)		M27C801 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz,												
		– 48 hrs	1,497	0	387	0	1,636	0	1,553	0	400	0	11,100	0
		– 168 hrs	720	0	310	0	320	0	160	0	400	0	320	0
		– 500 hrs	720	0	240	0	320	0	160	0	400	0	320	0
		– 1000 hrs	720	0	240	0	240	0	80	0	320	0	240	0
Retention Bake	1008	250°C,												
		– 48 hrs	790	0	310	0	320	0	160	0	400	0	320	0
		– 168 hrs	790	0	310	0	320	0	160	0	400	0	320	0
		– 500 hrs	720	0	240	0	320	0	160	0	400	0	320	0
		– 1000 hrs	-	-	-	-	-	-	-	-	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 7. CMOS E6DM/0.6 μ m Process UV EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C4001 (F)		M27C800 (F)		M27C160 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 48 hrs – 168 hrs – 500 hrs – 1000 hrs	1,475	0	16,626	0	13,705	0
			320	0	400	0	390	0
			320	0	400	0	320	0
			320	0	400	0	320	0
Retention Bake	1008	250°C, – 48 hrs – 168 hrs – 500 hrs – 1000 hrs	320	0	400	0	390	0
			320	0	400	0	390	0
			320	0	400	0	320	0
			-	-	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 8. UV EPROM Reliability Data, Package Related Tests (Ceramic Frit-Seal)
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	Samp.	Fail
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	3,525 3,525 3,315	0 0 0
– Fine Leak – Gross Leak	1014 1014	Test Condition A1 Test Condition C1		
Solderability	2003	245°C, 5sec, Precondition Steam, 1hr	1,060	0
Resistance to Solvents	2015	4 Solvent Solutions	232	0
Lead Integrity	2004	Test Condition B2 (lead fatigue)	170	0
– Fine Leak – Gross Leak	1014 1014	Test Condition A1 Test Condition C1		

Table 9A. CMOS E5/0.6 μ m Process (–35% Upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C516 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	290	0	830	0	480	0
			290	0	780	0	480	0
			240	0	720	0	480	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	290	0	830	0	480	480
			290	0	780	0	480	480
			240	0	720	0	420	420
			-	-	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 9B. CMOS E5/0.6 μ m Process (–35% Upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (D)		M27C1024 (D)		M27C2001 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	420	0	360	0	410	0
			420	0	360	0	360	0
			420	0	360	0	300	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	420	0	360	0	410	0
			420	0	360	0	360	0
			420	0	360	0	300	0
			-	-	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

**Table 10A. CMOS E5/0.6 μ m Process (–35% Upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C256 (D) M87C257 (D)		M27C512 (D)		M27C516 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	290 240 240 -	0 0 0 -	830 660 660 -	0 0 0 -	480 480 420 -	0 0 0 -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	125 125 45 25	0 0 0 0	345 345 170 25	0 0 0 0	200 200 175 75	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	290 290 290 240	0 0 0 0	830 830 830 780	0 0 0 0	480 480 480 480	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	237 237 237	0 0 0	720 720 720	0 0 0	480 480 420	0 0 0
Solderability								
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 10B)					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	(See cumulative data on Table 10B)					
Resistance to solvents	2015	4 Solvent Solutions	(See cumulative data on Table 10B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

**Table 10B. CMOS E5/0.6µm Process (–35% Upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (D)		M27C1024 (D)		M27C2001 (D)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	420 420 420 -	0 0 0 -	360 360 360 -	0 0 0 -	410 360 300 -	0 0 0 -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	155 155 75 25	0 0 0 0	150 150 75 25	0 0 0 0	175 175 75 25	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	420 420 420 420	0 0 0 0	360 360 360 360	0 0 0 0	360 360 360 300	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	360 360 360	0 0 0	360 360 360	0 0 0	360 360 300	0 0 0
Solderability								
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 795/0					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 115/0					
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 304/0					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 11. CMOS E6/0.6 μ m Process (~10% Upgrade) OTP EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C4002 (F)	
			Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	840	0	50	0
			840	0	-	-
			840	0	-	-
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	840	0	50	0
			840	0	-	-
			840	0	-	-
			-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 12. CMOS E6/0.6 μ m Process (–10% Upgrade) OTP EPROM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C1001 (F)		M27C4002 (F)	
			Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	840 840 840 -	0 0 0 -	50 - - -	0 - - -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	355 355 150 50	0 0 0 0	20 20 20 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	780 780 780 780	0 0 0 0	- - - -	- - - -
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	716 716 716	0 0 0	- - -	- - -
Solderability – PLCC Package – PDIP Package	CECC 90,000 2003	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs 245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 175/0			
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 56/0			

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 13. CMOS E6DM/0.6 μ m Process OTP EPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C4001 (F)		M27C800 (F)		M27C160 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, f = 500kHz, – 168 hrs – 500 hrs – 1000 hrs	180	0	120	0	240	0
			180	0	120	0	240	0
			180	0	120	0	240	0
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	180	0	120	0	240	0
			180	0	120	0	240	0
			180	0	120	0	240	0
			-	-	-	-	-	-

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 14. CMOS E6DM/0.6μm Process OTP EPROM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M27C4001 (F)		M27C800 (F)		M27C160 (F)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	180 180 180 -	0 0 0 -	120 120 120 -	0 0 0 -	240 240 240 -	0 0 0 -
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	75 75 50 25	0 0 0 0	50 50 25 -	0 0 0 -	105 105 50 50	0 0 0 0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	180 180 180 180	0 0 0 0	120 120 120 120	0 0 0 0	240 240 240 240	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	180 180 180	0 0 0	120 120 120	0 0 0	180 180 180	0 0 0
Solderability								
– PLCC/TSOP Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 120/0					
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 48/0					
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 56/0					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 15. CMOS T5/0.8 μ m Process (~20% upgrade) Flash Memory Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F256 (B)		M28F512 (B)		M28F101 (B)		M28F102 (B)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz, – 24 hrs – 168 hrs – 500 hrs – 1000 hrs	420	0	485	0	45,368	0	16,456	0
			420	0	360	0	540	0	600	0
			420	0	360	0	540	0	600	0
			420	0	300	0	480	0	540	0
Retention Bake ⁽¹⁾	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	420	0	360	0	330	0	600	0
			420	0	360	0	330	0	600	0
			300	0	300	0	330	0	540	0
Retention Bake	1008	250°C, – 168 hrs – 500 hrs – 1000 hrs	-	-	-	-	376	0	60	0
			-	-	-	-	376	0	60	0
			-	-	-	-	376	0	-	-
Write/Erase Cycling		1,000 cycles 10,000 cycles	2,484 -	0 -	4,443 -	0 -	12,755 669	0 0	17,376 -	0 -
Retention Bake	1008	150°C, 36 hrs	2,484	0	4,443	0	12,755	0	17,376	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 16. CMOS T5/0.8μm Process (–20% upgrade) Flash Memory Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F256 (B)		M28F512 (B)		M28F101 (B)		M28F102 (B)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	420	0	360	0	540	0	600	0
			420	0	360	0	540	0	600	0
			420	0	300	0	540	0	540	0
			-	-	-	-	-	-	-	-
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	210	0	155	0	260	0	285	0
			210	0	155	0	260	0	285	0
			210	0	155	0	260	0	285	0
			-	-	120	0	50	0	75	0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	420	0	360	0	540	0	600	0
			420	0	360	0	540	0	600	0
			420	0	300	0	540	0	600	0
			420	0	300	0	540	0	600	0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	298	0	300	0	506	0	600	0
			298	0	300	0	506	0	600	0
			298	0	240	0	446	0	540	0
Thermal Shock	1011	–55 to 125°C, – 100 cycles – 500 cycles	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Solderability										
– TSOP/PLCC Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 405/0							
– PDIP Package	2003	245°C, 5sec, Precondition Steam, 8hrs	Cumulative Sample/Fail = 95/0							
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 176/0							

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 17A. CMOS T6/0.6μm Process Flash Memory Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F201 (B)		M28F210 (C) M28F211 (C) M28F220 (C)		M28F411 (C) M28F410 (C) M28F420 (C)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz, – 24 hrs – 168 hrs – 500 hrs – 1000 hrs	18,045	0	123,477	0	15,925	0
			240	0	540	0	60	0
			240	0	540	0	60	0
			240	0	480	0	60	0
Retention Bake ⁽¹⁾	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs	240	0	540	0	60	0
			240	0	540	0	60	0
			240	0	480	0	60	0
Retention Bake	1008	250°C, – 168 hrs – 500 hrs – 1000 hrs	361	0	-	-	180	0
			361	0	-	-	180	0
			361	0	-	-	180	0
Write/Erase Cycling		1,000 cycles	2,400	0	12,819	0	1,984	0
		10,000 cycles	-	-	-	-	96	0
		100,000 cycles	-	-	-	-	-	-
		200,000 cycles	-	-	-	-	-	-
Retention Bake	1008	150°C, 36 hrs	2,400	0	12,819	0	1,888	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 17B. CMOS T6/0.6μm Process Flash Memory Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F102 M29F105 M29F002		M29F200 M29F100		M29F040 (C) M29W040		M29F400 M29W400	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test ⁽¹⁾	1005	140°C, V _{CC} = 6V, f = 500kHz,								
		– 24 hrs	130,854	0	33,948	0	174,441	0	100,537	0
		– 168 hrs	220	0	180	0	1,300	0	650	0
		– 500 hrs	120	0	180	0	1,200	0	540	0
		– 1000 hrs	120	0	180	0	1,140	0	540	0
Retention Bake ⁽¹⁾	1008	150°C,								
		– 168 hrs	280	0	180	0	660	0	590	0
		– 500 hrs	180	0	180	0	660	0	480	0
Retention Bake	1008	– 1000 hrs	120	0	180	0	660	0	480	0
		250°C,								
		– 168 hrs	-	-	51	0	797	0	222	0
Write/Erase Cycling		– 500 hrs	-	-	51	0	797	0	222	0
		– 1000 hrs	-	-	51	0	797	0	222	0
		1,000 cycles	14,913	0	3,681	0	23,628	0	11,195	0
		10,000 cycles	543	0	97	0	768	0	544	0
Retention Bake	1008	100,000 cycles	63	0	-	-	414	0	268	0
		200,000 cycles	-	-	-	-	63	0	60	0
Retention Bake	1008	150°C, 36 hrs	14,370	0	3,584	0	22,950	0	10,651	0

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

1. A quarter of sample size was subjected to 10,000 Write/Erase cycles before operating life test and retention bake.

Table 18A. CMOS T6/0.6μm Process Flash Memory Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M28F201 (B)		M28F211 (C) M28F210 (C) M28F220 (C)		M28F411 (C) M28F410 (C) M28F420 (C)	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	120 120 120 -	0 0 0 -	540 540 480 -	0 0 0 -	60 60 60 -	0 0 0 0
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	150 150 150 -	0 0 0 -	250 250 250 75	0 0 0 0	30 30 30 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	240 240 240 240	0 0 0 0	540 540 540 540	0 0 0 0	60 60 60 -	0 0 0 -
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	180 180 180	0 0 0	535 535 535	0 0 0	60 60 60	0 0 0
Thermal Shock	1011	–55 to 125°C, – 100 cycles – 500 cycles	- -	- -	- -	- -	- -	- -
Solderability								
– TSOP/SO Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 18B)					
Resistance to solvents	2015	4 Solvent Solutions	(See cumulative data on Table 18B)					

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 18B. CMOS T6/0.6μm Process Flash Memory Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M29F102 M29F105 M29F002		M29F200 M29F100		M29F040 (C) M29W040		M29F400 M29W400	
			Fail	Fail	Samp.	Samp.	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	280	0	180	0	1,300	0	650	0
			180	0	180	0	1,200	0	540	0
			120	0	180	0	1,140	0	540	0
			-	-	-	-	-	-	-	-
HAST	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	115	0	90	0	610	0	270	0
			115	0	90	0	610	0	270	0
			114	0	90	0	610	0	270	0
			94	0	-	-	125	0	100	0
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	230	0	180	0	1,200	0	600	0
			230	0	180	0	1,200	0	600	0
			160	0	180	0	1,140	0	540	0
			120	0	180	0	1,140	0	540	0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	180	0	120	0	1,187	0	645	0
			180	0	120	0	1,137	0	532	0
			120	0	120	0	1,017	0	532	0
Thermal Shock	1011	–55 to 125°C, – 100 cycles – 500 cycles	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Solderability										
– TSOP/SO Packages	CECC 90,000	215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 535/0							
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 244/0							

Note: In the Part Number, the letter in brackets represents the Die revision identifier. This letter is marked after the datecode on device marking.

Table 19. CMOS F4/1.2µm Process EEPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST93C06C ST93C46C		ST95010		ST95020	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,						
		– 24 hrs	6,880	0	-	-	-	-
		– 168 hrs	1,080	0	-	-	-	-
		– 500 hrs	1,080	0	-	-	-	-
		– 1000 hrs	-	-	-	-	-	-
Retention Bake	1008	150°C,						
		– 168 hrs	700	0	-	-	-	-
		– 500 hrs	700	0	-	-	-	-
		– 1000 hrs	700	0	-	-	-	-
		– 2000 hrs	-	-	-	-	-	-
Write/Erase Cycling		50,000 cycles	-	-	-	-	-	-
		1,000,000 cycles	-	-	-	-	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	-	-

Table 20. CMOS F4/1.2μm Process EEPROM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST93C06C ST93C46C	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	520 520 520 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	900 900 900 450	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles –40 to 150°C, – 500 cycles – 1000 cycles	650 200 - -	0 0 - -
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 24B) (See cumulative data on Table 24B)	
Resistance to solvents	2015	4 Solvent Solutions	(See cumulative data on Table 24B)	
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 24B)	

Table 21A. CMOS F4S/1.0 μ m Process EEPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C01 ST24W01		ST24C02 ST24W02		ST24C04 ST24W04		ST24C08		ST24C16 ST25C16		ST24LC21	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,												
		– 24 hrs	6,820	0	4,070	0	7,730	0	3,260	0	1,920	0	-	-
		– 168 hrs	1,220	0	1,070	0	930	0	460	0	320	0	-	-
		– 500 hrs	1,220	0	1,070	0	930	0	460	0	320	0	-	-
		– 1000 hrs	-	-	-	-	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C,												
		– 168 hrs	600	0	500	0	550	0	250	0	560	0	-	-
		– 500 hrs	600	0	500	0	550	0	250	0	560	0	-	-
		– 1000 hrs	600	0	500	0	550	0	250	0	560	0	-	-
		– 2000 hrs	-	-	-	-	-	-	-	-	-	-	-	-
Write/Erase Cycling		50,000 cycles	180	0	315	0	540	0	135	0	315	0	-	-
		1,000,000 cycles	180	0	315	0	540	0	135	0	315	0	-	-
Retention Bake	1008	150°C, 168 hrs	180	0	315	0	540	0	135	0	315	0	-	-

Table 21B. CMOS F4S/1.0 μ m Process EEPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C16		M93C06		M93C46		M93C56		M93C66		M28C64D M28C64	
			Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail	Samp	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,												
		– 24 hrs	-	-	480	0	1,920	0	480	0	960	0	470	0
		– 168 hrs	-	-	80	0	320	0	80	0	160	0	470	0
		– 500 hrs	-	-	80	0	320	0	80	0	160	0	470	0
		– 1000 hrs	-	-	-	-	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C,												
		– 168 hrs	-	-	50	0	200	0	50	0	100	0	2,104 ⁽¹⁾	0
		– 500 hrs	-	-	50	0	200	0	50	0	100	0	2,104 ⁽¹⁾	0
		– 1000 hrs	-	-	50	0	200	0	50	0	100	0	2,104 ⁽¹⁾	0
		– 2000 hrs	-	-	-	-	-	-	-	-	-	-	-	-
Write/Erase Cycling		50,000 cycles	-	-	-	-	225	0	135	0	135	0	-	-
		1,000,000 cycles	-	-	-	-	225	0	135	0	135	0	-	-
Retention Bake	1008	150°C, 168 hrs	-	-	-	-	225	0	135	0	135	0	-	-

Note: 1. 1,584 samples have performed the same test at 250°C.

**Table 22A. CMOS F4S/1.0μm Process EEPROM Reliability Data, Package Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C01 ST24W01		ST24C02 ST24W02		ST24C04 ST24W04		ST24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	700	0	980	0	220	0	440	0
			700	0	980	0	220	0	440	0
			700	0	980	0	220	0	440	0
			-	-	-	-	-	-	-	-
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,500	0	1,900	0	600	0	1,100	0
			1,500	0	1,900	0	600	0	1,100	0
			1,500	0	1,900	0	600	0	1,100	0
			700	0	950	0	200	0	550	0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	1,150	0	1,350	0	550	0	1,000	0
			450	0	400	0	100	0	450	0
			-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 24B) (See cumulative data on Table 24B)							
Resistance to solvents	2015	4 Solvent Solutions	(See cumulative data on Table 24B)							
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 24B)							

Table 22B. CMOS F4S/1.0μm Process EEPROM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	ST24C16 ST25C16		M24C16		M93C46	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	840 840 840 -	0 0 0 -	- - - -	- - - -	160 160 160 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	1,870 1,870 1,870 910	0 0 0 0	- - - -	- - - -	550 550 550 200	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	1,310 350 - - -	0 0 - - -	- - - - -	- - - - -	400 200 - - -	0 0 - - -
Solderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 24B) (See cumulative data on Table 24B)					
Resistance to solvents	2015	4 Solvent Solutions	(See cumulative data on Table 24B)					
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 24B)					

Table 22C. CMOS F4S/1.0 μ m Process EEPROM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M93C56		M93C66		M28C64 M28C64D	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	40 40 40 -	0 0 0 -	80 80 80 -	0 0 0 -	250 210 120 -	0 0 0 -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	150 150 150 50	0 0 0 0	300 300 300 100	0 0 0 0	1,320 1,320 1,320 1,820	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	100 50 - - -	0 0 - - - -	200 100 - - - -	0 0 - - - -	1,160 400 - - - -	0 0 - - - -
Solderability – PDIP Package – SO Package – PLCC Package – TSOP Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 24B) (See cumulative data on Table 24B) (See cumulative data on Table 24B) (See cumulative data on Table 24B)					
Resistance to solvents	2015	4 Solvent Solutions	(See cumulative data on Table 24B)					
Resistance to Surface Mount: – SO Package – TSOP Package – PLCC Package			(See cumulative data on Table 24B) (See cumulative data on Table 24B) (See cumulative data on Table 24B)					

Table 23A. CMOS F6 0,6μm Process EEPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C01		M24C02		M24C04		M24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V,								
		– 24 hrs	880	0	3,360	0	1,360	0	480	0
		– 168 hrs	80	0	160	0	160	0	80	0
		– 500 hrs	80	0	160	0	160	0	80	0
		– 1000 hrs	-	-	-	-	-	-	-	-
Retention Bake	1008	150°C,								
		– 168 hrs	50	0	100	0	100	0	50	0
		– 500 hrs	50	0	100	0	100	0	50	0
		– 1000 hrs	50	0	100	0	100	0	50	0
		– 2000 hrs	-	-	-	-	-	-	-	-
Write/Erase Cycling		50,000 cycles	45	0	270	0	45	0	90	0
		1,000,000 cycles	45	0	270	0	45	0	90	0
Retention Bake	1008	150°C, 168 hrs	45	0	270	0	45	0	90	0

Table 23B. CMOS F6 0,6μm Process EEPROM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C16		M24C32		M24C64	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Operating Life Test	1005	140°C, V _{CC} = 6V, – 24 hrs – 168 hrs – 500 hrs – 1000 hrs	4,800 400 400 -	0 0 0 -	1,840 240 240 -	0 0 0 -	1,440 240 240 -	0 0 0 -
Retention Bake	1008	150°C, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	250 250 250 -	0 0 0 -	150 150 150 -	0 0 0 -	150 150 150 -	0 0 0 -
Write/Erase Cycling		50,000 cycles 1,000,000 cycles	90 90	0 0	540 540	0 0	45 45	0 0
Retention Bake	1008	150°C, 168 hrs	90	0	540	0	45	0

**Table 24A. CMOS F6 0,6μm Process EEPROM Reliability Data, Package Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C01		M24C02		M24C04		M24C08	
			Samp.	Fail	Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	40	0	80	0	200	0	160	0
			40	0	80	0	200	0	160	0
			40	0	80	0	200	0	160	0
			-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	450	0	400	0	600	0	550	0
			450	0	400	0	600	0	550	0
			450	0	400	0	600	0	550	0
			100	0	150	0	300	0	200	0
			-	-	-	-	-	-	-	-
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles –40 to 150°C, – 500 cycles – 1000 cycles	200	0	300	0	600	0	400	0
			100	0	150	0	300	0	200	0
			-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
Soderability – PDIP Package – SO Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	(See cumulative data on Table 24B) (See cumulative data on Table 24B)							
Resistance to solvents	2015	4 Solvent Solutions	(See cumulative data on Table 24B)							
Resistance to Surface Mount: – SO Package			(See cumulative data on Table 24B)							

Table 24B. CMOS F6 0,6μm Process EEPROM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M24C16		M24C32		M24C64	
			Samp.	Fail	Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	120 120 120 -	0 0 0 -	- - - -	- - - -	- - - -	- - - -
Pressure Pot		121°C, 2Atm, – 48 hrs – 96 hrs – 168 hrs – 240 hrs	350 350 350 150	0 0 0 0	100 100 100 50	0 0 0 0	300 300 300 50	0 0 0 0
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 200 cycles – 1000 cycles –40 to 150°C, – 500 cycles – 1000 cycles	300 150 - - -	0 0 - - -	100 50 - - -	0 0 - - -	500 250 - - -	0 0 - - -
Solderability – PDIP Package – SO Package – PLCC Package – TSOP Package	2003 CECC 90,000	245°C, 5sec, Precondition Steam, 8hrs 215°C, 3sec, Precondition Dry Air, 150°C, 16hrs	Cumulative Sample/Fail = 50/0 Cumulative Sample/Fail = 100/0 Cumulative Sample/Fail = 100/0 Cumulative Sample/Fail = 590/0					
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 184/0					
Resistance to Surface Mount: – SO Package – TSOP Package – PLCC Package			Cumulative Sample/Fail = 12,110/0 Cumulative Sample/Fail = 1,570/0 Cumulative Sample/Fail = 780/0					

Table 25. CMOS SPECTRUM/2.0 μ m Process ZEROPOWER NVRAM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	MK48T02	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 7V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs	(*)	(*)

Table 26. CMOS SPECTRUM/2.0 μ m Process ZEROPOWER NVRAM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	MK48T02	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	(*)	(*)
Temperature Cycling Caphat	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	(*)	(*)
Resistance to solvents	2015	4 Solvent Solutions	(*)	(*)

Note: (*) No production data. Product has been transferred to HCMOS4DZ 0.8 μ m process.

Table 27. HCMOS S3/1.2 μ m Process ZEROPOWER NVRAM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T08 M48T18	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 7V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs	1,970 1,915 1,737	0 0 1 (a)

Note: a. Slightly elevated standby current due to gate oxide breakdown in P Channel pull down transistor in the periphery of the die.

Table 28. HCMOS S3/1.2 μ m Process ZEROPOWER NVRAM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T08 M48T18	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	923 845 767	0 0 0
Temperature Cycling Caphat	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	800 - -	0 - -
Resistance to solvents	2015	4 Solvent Solutions	84	0

Table 29. HCMOS 4DZ/0.8 μ m Process ZEROPOWER NVRAM Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T35 M48T35Y		M48T58 M48T58Y M48T559Y	
			Samp.	Fail	Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	-	-	2,171	0
			-	-	2,152	0
			-	-	1,780	0
			-	-	-	-
			-	-	-	-

Table 30. HCMOS 4DZ/0.8 μ m Process ZEROPOWER NVRAM Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T35 M48T35Y		M48T58 M48T58Y M48T559Y	
			Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs	-	-	616	0
			-	-	610	0
			-	-	607	0
			-	-	-	-
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs	-	-	-	-
			-	-	-	-
			-	-	-	-
			-	-	-	-
Temperature Cycling	1010	–65 to 150°C, – 100 cycles – 500 cycles – 1000 cycles	-	-	971	0
			-	-	791	0
			-	-	709	0
			-	-	-	-
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 64/0			

**Table 31. HCMOS 4DZ/0.7 μ m Process ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T37Y (5V)	
			Samp.	Fail
Operating Life Test	1005	125°C, V _{CC} = 6V, f = 1MHz, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs		
			877	0
			877	0
			787	0
			-	-

**Table 32. HCMOS 4DZ/0.7 μ m Process ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests
October 1997 to September 1998**

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48T37Y (5V)	
			Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, V _{CC} = 5V, – 168 hrs – 500 hrs – 1000 hrs		
			-	-
			-	-
			-	-
Hast	CECC 90,000	130°C, RH = 85%, V _{CC} = 5V, – 96 hrs – 168 hrs – 240 hrs		
			66	0
			66	0
			-	-
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles		
			219	0
			219	0
			179	0
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = 68/0	

Table 33. ZEROPOWER HYBRID MODULE Reliability Data, Die Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z512A M48Z2M1		M48Z128 M48Z30	
			Samp.	Fail	Samp.	Fail
Operating Life Test	1005	125°C, $V_{CC} = 6V$, $f = 1MHz$, – 168 hrs – 500 hrs – 1000 hrs – 2000 hrs	-	-	90	0
			-	-	89	0
			-	-	89	0
			-	-	-	-

Table 34. ZEROPOWER HYBRID MODULE Reliability Data, Package Related Tests
October 1997 to September 1998

Test Procedure	MIL-STD-883 Procedure	Test Conditions	M48Z512A M48Z2M1		M48Z128 M48Z30	
			Samp.	Fail	Samp.	Fail
Temperature, Humidity, Bias	CECC 90,000	85°C, RH = 85%, $V_{CC} = 5V$, – 168 hrs – 500 hrs – 1000 hrs	-	-	62	0
			-	-	62	0
			-	-	62	0
Hast	CECC 90,000	130°C, RH = 85%, $V_{CC} = 5V$, – 96 hrs – 168 hrs – 240 hrs	-	-	-	-
			-	-	-	-
			-	-	-	-
Temperature Cycling	1010	–40 to 100°C, – 100 cycles – 500 cycles – 1000 cycles	-	-	-	-
			-	-	-	-
			-	-	-	-
Resistance to solvents	2015	4 Solvent Solutions	Cumulative Sample/Fail = -/-			

Table 35. Statistical Process Control: CMOS E5/0.6µm Process (–35% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	1.98	2.2	2.66	(*)
Silicon Nitride Thickness	1.51	1.7	1.85	(*)
Field Oxide Thickness	2.37	2.61	3.47	(*)
Gate Oxide Thickness	1.74	2.06	2.20	(*)
Interpoly Oxide Thickness	2.28	2.4	2.58	(*)
Intermediate Dielectric Thickness	1.97	1.71	1.7	(*)
Polysilicon 1 Thickness	1.63	1.91	2.72	(*)
Active Area Critical Dimensions	1.43	2.51	1.75	(*)
Policide Critical Dimensions	1.59	1.6	2.00	(*)

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	1.44	1.74	3.94	(*)
VT P-Channel Square Tr.	1.84	2.56	2.17	(*)
VT Natural Square Tr.	2.75	4.74	3.92	(*)
VT Memory Cell	1.52	2.22	1.9	(*)
I _{DON} N-Channel	2.48	3.1	3.48	(*)
N+ Active Area Contact Chain	7.37	9.67	5.85	(*)
AL-W Silicide Contact Chain Resistance	3.38	5.99	1.92	(*)

Note: (*) No production data during 3Q98.

Table 36. Statistical Process Control: CMOS E6DM/0.6μm Process UV EPROM and OTP EPROM, Phoenix - USA PF1 Diffusion Line

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	1.71	1.97	2.02	(*)
Silicon Nitride Thickness	1.46	1.63	1.78	(*)
Field Oxide Thickness	2.49	2.86	5.20	(*)
Gate Oxide Thickness	2.69	2.18	2.76	(*)
Interpoly Oxide Thickness	1.44	1.35	1.34	(*)
Intermediate Dielectric Thickness	1.35	1.34	1.34	(*)
Polysilicon 1 Thickness	6.21	4.56	2.90	(*)
Active Area Critical Dimensions	2.24	2.34	2.06	(*)
Policide Critical Dimensions	2.35	2.64	1.37	(*)

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	3.26	3.09	3.08	(*)
VT P-Channel Square Tr.	1.64	1.67	1.60	(*)
VT Natural Square Tr.	3.99	3.92	4.55	(*)
VT Memory Cell	1.36	1.61	1.15 ⁽¹⁾	(*)
I _{DON} N-Channel	1.44	1.73	1.14 ⁽¹⁾	(*)
N+ Active Area Contact Chain	5.02	4.61	4.77	(*)
AL-W Silicide Contact Chain Resistance	1.33	1.59	1.35	(*)

Note: (*). No production data during 3Q98.
1. Photo spec. retargeted at poly gate.

Table 37. Statistical Process Control: CMOS E6/0.6μm Process (–10% upgrade) UV EPROM and OTP EPROM, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	-	-	2.27	2.22
Silicon Nitride Thickness	-	-	1.33	1.94
Field Oxide Thickness	-	-	2.03	3.12
Gate Oxide Thickness	-	-	2.20	1.72
Interpoly Oxide Thickness	-	-	2.58	2.37
Intermediate Dielectric Thickness	-	-	1.72	1.62
Polysilicon 1 Thickness	-	-	2.72	1.97
Active Area Critical Dimensions	-	-	2.43	2.26
Policide Critical Dimensions	-	-	2.07	2.03

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
VT N-Channel 10 x 10μm	-	-	2.33	4.35
VT P-Channel 10 x 10μm	-	-	2.53	2.08
VT Natural 10 x 10μm	-	-	1.35	2.31
VT Memory Cell 0.65 x 0.65μm	-	-	1.33	1.51
I _{DON} N-Channel 10 x 10μm	-	-	2.01	3.15
N+ Active Area Contact Chain	-	-	5.6	2.87
AL-W Silicide Contact Chain Resistance	-	-	2.22	2.05

Table 38. Statistical Process Control: CMOS E6/0.6μm Process (–10% upgrade) UV EPROM and OTP EPROM, Catania - Italy M5 Diffusion Line

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	-	-	1.38	1.55
Silicon Nitride Thickness	-	-	1.33	1.38
Field Oxide Thickness	-	-	2.59	2.87
Gate Oxide Thickness	-	-	1.81	2.08
Interpoly Oxide Thickness	-	-	1.57	1.48
N-Well Oxidation	-	-	3.74	3.53
Polysilicon 1 Thickness	-	-	1.51	1.68
Active Area Critical Dimensions	-	-	2.4	2.98
Policide Critical Dimensions	-	-	1.44	1.95

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
VT N-Channel Square Tr.	-	-	4.12	1.73
VT P-Channel Square Tr.	-	-	2.76	2.72
VT Natural Square Tr.	-	-	4.34	1.52
VT Memory Cell	-	-	1.33	1.44
I _{DON} N-Channel	-	-	2.72	2.62
N+ Active Area Contact Chain	-	-	5.51	6.01
AL-W Silicide Contact Chain Resistance	-	-	2.22	1.72

Table 39. Statistical Process Control: CMOS T5/0.8 μ m Process (-20% upgrade) Flash Memory, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Field Oxide Thickness	2.25	2.15	2.44	2.23
Polysilicon 1 Thickness	2.65	2.96	3.64	2.81
Gate Oxide Thickness	1.87	1.82	2.61	1.88
Tunnel Oxide Thickness	2.35	2.23	2.79	2.65
ONO Bottom Oxide Thickness	1.44	2.22	2.06	1.80
ONO Nitride Thickness	1.66	1.92	1.34	1.67
ONO Top Oxide Thickness	2.41	2.67	2.00	2.21
Active Area Critical Dimensions	1.54	2.96	1.73	2.26
Polysilicon 2 Critical Dimensions	1.63	1.69	2.39	2.49

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
VT N-Channel 25 x 25 μ m	2.42	2.77	2.71	1.55
VT P-Channel 25 x 25 μ m	1.54	1.69	2.17	1.80
BV N-Channel 25 x 0.8 μ m	3.23	1.63	3.36	1.60
BV P-Channel 25 x 0.9 μ m	3.87	3.68	4.11	4.10
VT Memory Cell 0.8 x 0.8 μ m	1.87	1.36	3.08	2.24
I _{DON} N-Channel 25 x 0.8 μ m	2.00	2.02	1.76	2.63
Al+N+ Contact Chain	3.86	4.58	5.16	4.18
AL-W Silicide Contact Chain Resistance	4.07	1.81	5.76	3.81

Table 40. Statistical Process Control: CMOS T5/0.8μm Process (-20% upgrade) Flash Memory, Agrate - Italy R1 Diffusion Line

Key Process Parameters	3Q97	4Q97/1Q98 ⁽²⁾	2Q98	3Q98
	CPK	CPK	CPK	CPK
Field Oxide Thickness	1.60	-	1.92	(*)
Polysilicon 1 Thickness ⁽¹⁾	1.14	-	1.33	(*)
Gate Oxide Thickness	1.55	-	2.77	(*)
Tunnel Oxide Thickness	1.86	-	1.76	(*)
ONO Bottom Oxide thickness	1.44	-	1.37	(*)
ONO Nitride Thickness	1.52	-	1.84	(*)
ONO Top Oxide Thickness	2.02	-	1.49	(*)
Active Area Critical Dimensions	1.34	-	1.03 ⁽³⁾	(*)
Polysilicon 2 Critical Dimensions	1.33	-	0.95 ⁽³⁾	(*)

Note: 1. The furnace temperature control system alignment is going to be implemented.

2. No production.

3. New resist under evaluation.

(*). No production data during 3Q98.

Key Electrical Parameters	3Q97	4Q97/1Q98 ⁽¹⁾	2Q98	3Q98
	CPK	CPK	CPK	CPK
VT N-Channel 25 x 25 μm	1.36	-	1.83	(*)
VT P-Channel 25 x 25 μm	1.42	-	1.57	(*)
BV N-Channel 25 x 0.8 μm	1.82	-	1.37	(*)
BV P-Channel 25 x 0.9 μm	2.48	-	3.25	(*)
VT Memory Cell 0.8 x 0.8 μm	1.66	-	2.53	(*)
I _{DON} N-Channel 25 x 0.8 μm	2.12	-	2.04	(*)
Al+N+ Contact Chain	3.12	-	2.53	(*)
Al-W Silicide Contact Chain Resistance	3.01	-	2.95	(*)

Note: (*). No production data during 3Q98.

Table 41A. Statistical Process Control: CMOS T6/0.6µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Field Oxide Thickness	1.59	1.77	1.92	2.07
First Poly Thickness	1.46	1.04 ⁽¹⁾	1.33	2.05
Gate Oxide HV Thickness	1.69	2.48	2.77	3.05
Tunnel Oxide Thickness	2.36	1.92	1.76	2.17
Gate Oxide LV Thickness	1.49	1.94	1.94	2.22
ONO Bottom Oxide Thickness	1.15 ⁽²⁾	1.33	1.37	1.81
ONO Nitride Thickness	1.35	1.88	1.84	1.89
ONO Top Oxide Thickness	1.78	1.90	1.49	1.96
Active Area CD	1.66	2.15	0.97 ⁽³⁾	1.15 ⁽³⁾
Second Poly CD	1.38	1.35	0.99 ⁽⁴⁾	1.22 ⁽⁵⁾

Note: 1. The low value of CPK is due to low run uniformity on two furnaces. A modification of hardware has been done on the furnace with good results. At the end of this month the same modification will be done also on the other furnace.

2. The recipe has been transferred from tubes with atmoscan to tubes with cantilever. We had a deterioration of thickness uniformity along the load. Tests have been completed to evaluate the possibility to transfer the recipe in a vertical tube allowing much better thickness control. This evaluation was completed and the process has been loaded on the Vtube starting from the end of January. We are confident to recover this value within the 1Q 98.

3. New resist and new equipment under evaluation.

4. Low CPK value due to new target.

5. Change in exposure energy according to new target.

Table 41B. Statistical Process Control: CMOS T6/0.6µm Process Flash Memory, Agrate - Italy R1 Diffusion Line

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
LV-NCh LVS (10 x 0.8) Saturation Current	2.82	3.42	3.34	4.46
LV-PCh LVS (10 x 0.9) BV	2.55	3.10	2.27	5.4
LV-PCh LVS (10 x 0.9) Saturation Current	1.85	1.68	1.34	2.32
LV-PCh SQ. VTh	1.54	1.68	2.65	1.79
HV-NCh SQ. VTh	1.66	1.82	1.88	1.82
HV-NCh (10 x 1.2) LVS Saturation Current	2.26	2.38	3.34	12.2
HV-PCh (10 x 1.3) BV	3.18	2.61	2.27	3.14
HV-PCh (10 x 1.3) Saturation Current	2.51	2.02	3.29	4.96
HV-PCh SQ. VTh	1.20 ⁽¹⁾	1.33	1.59	1.46
UV Erased Cell VTh	1.43	1.64	1.36	1.40
N+ Contact Chain	1.84	1.67	2.54	6.33
Silicide Contact Chain	1.96	2.08	2.36	3.11
LV-NCh (10 x 0.8) BV	5.31	3.28	3.63	4.34

Note: 1. The problem is correlated with a tail of transistor dose implant that pass through the Poly 1. We have already implemented a Poly implant energy modification, but this change is not sufficient to solve the problem. A trial is going to be issued to evaluate the change of Poly 1 thickness.

Table 42A. Statistical Process Control: CMOS T6/0.6µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Field Oxide Thickness	1.91	1.85	2.19	2.82
First Poly Thickness	1.51	1.49	1.78	1.45
Gate Oxide HV Thickness	1.21 ⁽¹⁾	1.34	(*)	1.61
Tunnel Oxide Thickness	1.80	1.84	1.95	1.51
Gate Oxide LV Thickness	1.36	1.33	1.39	1.66
ONO Bottom Oxide Thickness	1.54	1.33	1.33	1.44
ONO Nitride Thickness	2.09	1.78	1.63	1.52
ONO Top Oxide Thickness	2.05	2.3	1.89	1.83
Active Area CD	1.33	1.79	1.57	2.65
Second Poly CD	1.50	1.47	1.92	2.25

Note: 1. Process alignment is running.

(*). No production during 2Q98.

Table 42B. Statistical Process Control: CMOS T6/0.6µm Process Flash Memory, Catania - Italy M5 Diffusion Line

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
LV-NCh LVS (10 x 0.8) Saturation Current	2.54	5.77	2.45	1.70
LV-PCh LVS (10 x 0.9) BV	1.35	2.61	2.3	2.29
LV-PCh LVS (10 x 0.9) Saturation Current	2.00	1.67	1.89	1.37
LV-PCh SQ. VTh	1.53	1.78	1.73	1.58
HV-NCh (10 x 1.2) LVS BV	1.49	1.57	(*)	1.99
HV-NCh SQ. VTh	1.45	0.98 ⁽¹⁾	(*)	1.53
HV-NCh (10 x 1.2) LVS Saturation Current	2.35	4.15	(*)	3.3
HV-PCh (10 x 1.3) BV	1.62	2.31	(*)	2.44
HV-PCh (10 x 1.3) Saturation Current	1.73	4.38	(*)	2.6
HV-PCh SQ. VTh	1.38	1.44	(*)	1.39
UV Erased Cell VTh	1.55	1.68	1.65	1.88
N+ Contact Chain	3.84	3.84	4.58	3.28
Silicide Contact Chain	1.36	0.92 ⁽²⁾	1.38	1.35
LV-NCh (10 x 0.8) BV	2.32	2.27	3.05	2.08

Note: 1. Low CPK due to ox tunnel equipment, now replaced.

2. Low CPK due to one w deposition chamber equipment adjustment in progress.

(*). No production during 2Q98.

Table 43. Statistical Process Control: CMOS F6 0.6μm Process EEPROM Memory, Agrate - Italy F8 Diffusion Line

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Pad Oxide Thickness	-	-	2.27	2.22
Silicon Nitride Thickness	-	-	1.37	1.90
Field Oxide Thickness	-	-	2.44	2.23
Gate Oxide 1 Thickness	-	-	2.20	1.86
Gate Oxide 2 Thickness	-	-	1.90	2.34
Tunnel Oxide Thickness	-	-	3.24	2.50
Dielectric Thickness	-	-	1.53	1.73
Active Area Critical Dimensions	-	-	1.51	1.70
Policide Critical Dimensions	-	-	1.77	2.08
Poly Front Deposition Thickness	-	-	2.08	1.87
Contacts Critical Dimension	-	-	1.62	1.59

Key Electrical Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
VT N-Channel 10 x 10μm	-	-	2.35	1.99
VT P-Channel 10 x 10μm	-	-	2.61	2.48
VT Natural 10 x 10μm	-	-	3.18	1.79
BV N-Channel 10 x 10μm	-	-	2.44	2.77
BV P-Channel 10 x 10μm	-	-	1.33	2.14
EBD-LVN	-	-	5.37	5.43
N+ Active Area Contact Chain	-	-	2.56	2.89
EBD-TUN	-	-	2.73	1.87

Table 44. Statistical Process Control: UV EPROM Ceramic Frit-Seal Package Assembly Line, Singapore

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	40.18	16.11	26.2	4.5
Stud Pull	1.40	1.67	1.57	1.5
Bond Strength (W.B.)	5.50	5.67	5.58	5.5
SN Thickness (Tin Plate)	1.39	1.71	1.77	1.7

Table 45. Statistical Process Control: TSOP Package Assembly Line, Singapore

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	2.24	1.78	2.38	2.06
Ball Shear (W.B.)	2.07	2.00	2.65	3.42
Bond Strength (W.B.)	1.85	1.88	2.76	1.67
Coplanarity	2.53	2.83	4.47	2.82
Plating Thickness	2.17	2.24	1.60	2.30

Table 46. Statistical Process Control: PLCC Package Assembly Line, Singapore

Key Process Parameters	4Q97	1Q98	2Q98	3Q98
	CPK	CPK	CPK	CPK
Shear Test (D.A.)	3.30	3.22	3.37	3.5
Ball Shear (W.B.)	2.09	2.13	2.21	2.9
Bond Strength (W.B.)	1.52	1.49	2.10	1.8
Plating Thickness	2.85	2.14	1.90	1.9
Coplanarity	-	-	-	6.6

If you have any questions or suggestion concerning the matters raised in this document please send them to the following electronic mail address:

ask.memory@st.com

(for general enquiries)

Please remember to include your name, company, location, telephone number and fax number

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
© 1998 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

<http://www.st.com>