



STGB10NB37LZ

N-CHANNEL CLAMPED 10A - D PAK INTERNALLY CLAMPED PowerMesh™ IGBT

TYPE	V _{CES}	V _{CE(sat)}	I _C
STGB10NB37LZ	CLAMPED	< 1.8 V	10 A



- POLYSILICON GATE VOLTAGE DRIVEN
- LOW THRESHOLD VOLTAGE
- LOW ON-VOLTAGE DROP
- LOW GATE CHARGE
- HIGH CURRENT CAPABILITY
- HIGH VOLTAGE CLAMPING FEATURE
- SURFACE-MOUNTING D PAK (TO-263)
POWER PACKAGE IN TUBE (NO SUFFIX) OR
IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION

Using the latest high voltage technology based on a patented strip layout, STMicroelectronics has designed an advanced family of IGBTs, the PowerMESH™ IGBTs, with outstanding performances. The built in collector-gate zener exhibits a very precise active clamping while the gate-emitter zener supplies an ESD protection.

APPLICATIONS

- AUTOMOTIVE IGNITION



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CES}	Collector-Emitter Voltage (V _{GS} = 0)	CLAMPED	V
V _{ECR}	Reverse Battery Protection	18	V
V _{GE}	Gate-Emitter Voltage	CLAMPED	V
I _C	Collector Current (continuous) at T _C = 25°C	20	A
I _C	Collector Current (continuous) at T _C = 100°C	20	A
I _{CM} (■)	Collector Current (pulsed)	60	A
P _{TOT}	Total Dissipation at T _C = 25°C	125	W
	Derating Factor	0.83	W/°C
E _{SD}	ESD (Human Body Model)	4	KV
T _{stg}	Storage Temperature	-65 to 175	°C
T _j	Max. Operating Junction Temperature	175	°C

(*)Pulse width limited by safe operating area

STGB10NB37LZ

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.2	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
Rthc-sink	Thermal Resistance Case-sink Typ	0.2	°C/W

ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV(CES)	Clamped Voltage	$I_C = 2 \text{ mA}$, $V_{GE} = 0$, $T_j = -40^\circ\text{C}$ to 150°C	375	400	425	V
BV(ECR)	Emitter Collector Break-down Voltage	$I_{EC} = 75 \text{ mA}$, $V_{GE} = 0$, $T_j = -40^\circ\text{C}$ to 150°C	18			V
BV _{GE}	Gate Emitter Break-down Voltage	$I_G = \pm 2 \text{ mA}$ $T_j = -40^\circ\text{C}$ to 150°C	12		16	V
I _{CES}	Collector cut-off Current ($V_{GE} = 0$)	$V_{CE} = 15 \text{ V}$, $V_{GE} = 0$, $T_j = 150^\circ\text{C}$ $V_{CE} = 200 \text{ V}$, $V_{GE} = 0$, $T_C = 150^\circ\text{C}$			10 100	μA μA
I _{GES}	Gate-Emitter Leakage Current ($V_{CE} = 0$)	$V_{GE} = \pm 10 \text{ V}$, $V_{CE} = 0$			± 700	μA
R _{GE}	Gate Emitter Resistance			20		K Ω

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GE(th)}	Gate Threshold Voltage	$V_{CE} = V_{GE}$, $I_C = 250 \mu\text{A}$, $T_j = -40^\circ\text{C}$ to 150°C	0.6		2.4	V
V _{CE(SAT)}	Collector-Emitter Saturation Voltage	$V_{GE} = 4.5 \text{ V}$, $I_C = 10 \text{ A}$, $T_j = 25^\circ\text{C}$ $V_{GE} = 4.5 \text{ V}$, $I_C = 10 \text{ A}$, $T_C = -40^\circ\text{C}$		1.2 1.3	1.8	V V
I _C	Collector Current	$V_{GE} = 4.5 \text{ V}$, $V_{CE} = 9 \text{ V}$	20			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs}	Forward Transconductance	$V_{CE} = 25 \text{ V}$, $I_C = 20 \text{ A}$	10	18		S
C _{ies}	Input Capacitance	$V_{CE} = 25 \text{ V}$, $f = 1 \text{ MHz}$, $V_{GE} = 0$		1250	1700	pF
C _{oes}	Output Capacitance			103	140	pF
C _{res}	Reverse Transfer Capacitance			18	28	pF
Q _g	Gate Charge	$V_{CE} = 320 \text{ V}$, $I_C = 10 \text{ A}$, $V_{GE} = 5 \text{ V}$		28		nC

FUNCTIONAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_L	Latching Current	$V_{Clamp} = 320\text{ V}$, $T_C = 125\text{ }^\circ\text{C}$ $R_{GOFF} = 1\text{K}\Omega$, $V_{GE} = 5\text{ V}$	20			A
U.I.S.	Unclamped Inductive Switching Current	$R_{GOFF} = 1\text{K}\Omega$, $L = 200\text{ }\mu\text{H}$, $T_j = 125\text{ }^\circ\text{C}$	15			A
	Functional Test	$R_{GOFF} = 1\text{K}\Omega$, $L = 3\text{mH}$, $T_{start} = 55\text{ }^\circ\text{C}$	12			A
E_{AS}	Single Pulse Avalanche Energy	$T_{start} = 55\text{ }^\circ\text{C}$ $T_{start} = 150\text{ }^\circ\text{C}$			215 150	mJ mJ
E_{AR}	Repetitive Avalanche Energy	$T_C = 125\text{ }^\circ\text{C}$ duty cycle <1% Pulse with limited by T_{jMAX}			10	mJ

SWITCHING ON


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{CC} = 320\text{ V}$, $I_C = 10\text{ A}$		520		ns
t_r	Rise Time	$R_G = 1\text{K}\Omega$, $V_{GE} = 5\text{ V}$		340		ns
$(di/dt)_{on}$	Turn-on Current Slope	$V_{CC} = 320\text{ V}$, $I_C = 10\text{ A}$		17		A/ μs
E_{on}	Turn-on Switching Losses	$R_G = 1\text{K}\Omega$, $V_{GE} = 5\text{ V}$		180		μJ

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t_c	Cross-over Time	$V_{clamp} = 320\text{ V}$, $I_C = 10\text{ A}$, $R_{GE} = 1\text{K}\Omega$, $V_{GE} = 5\text{ V}$		4		μs
$t_r(V_{off})$	Off Voltage Rise Time			2.2		μs
$t_{d(off)}$	Delay Time			14.8		μs
t_f	Fall Time			1.5		μs
$E_{off(**)}$	Turn-off Switching Loss			4.0		mJ
t_c	Cross-over Time	$V_{clamp} = 320\text{ V}$, $I_C = 10\text{ A}$, $R_{GE} = 1\text{K}\Omega$, $V_{GE} = 5\text{ V}$ $T_j = 125\text{ }^\circ\text{C}$		5.2		μs
$t_r(V_{off})$	Off Voltage Rise Time			2.8		μs
$t_{d(off)}$	Delay Time			15.8		μs
t_f	Fall Time			2		μs
$E_{off(**)}$	Turn-off Switching Loss			6.5		mJ

(●) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %. (1) Pulse width limited by max. junction temperature. (**) Losses Include Also the Tail


Safe Operating Area




Thermal Impedance




Output Characteristics




Transfer Characteristics




Normalized Gate Threshold Voltage vs Temp.




Transconductance




Collector-Emitter On Voltage vs Temperature




Collector-Emitter On Voltage vs Gate-Emitter Voltage




Capacitance Variations




Gate Charge vs Gate-Emitter Voltage




Off Losses vs Gate Resistance



Off Losses vs Collector Current



Break-down Voltage vs Temperature



Clamping Voltage vs Gate Resistance




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



D²PAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		8°			



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>