

STGD7NB60S

N-CHANNEL 7A - 600V DPAK Power MESHTM IGBT

TYPE	V _{CES}	V _{CE(sat)}	I _C
STGD7NB60S	600 V	< 1.6 V	7 A


- HIGH INPUT IMPEDANCE (VOLTAGE DDIV(EN))
- (VOLTAGE DRIVEN)
- VERY LOW ON-VOLTAGE DROP (Vcesat)
- HIGH CURRENT CAPABILITY
- OFF LOSSES INCLUDE TAIL CURRENT
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")


DESCRIPTION

Using the latest high voltage technology based on a patented strip layout, STMicroelectronics has designed an advanced family of IGBTs, the PowerMESHTM IGBTs, with outstanding perfomances. The suffix "S" identifies a family optimized to achieve minimum on-voltage drop for low frequency applications (<1kHz).

APPLICATIONS

- LIGHT DIMMER
- STATIC RELAYS
- MOTOR CONTROL





Symbol Parameter Value Unit VCES Collector-Emitter Voltage ($V_{GS} = 0$) 600 V **Reverse Battery Protection** 20 V V_{ECR} Gate-Emitter Voltage ± 20 V V_{GE} Collector Current (continuous) at T_c = 25 °C lc 15 А Collector Current (continuous) at T_c = 100 °C 7 lc А Collector Current (pulsed) 60 I_{CM}(●) А P_{tot} Total Dissipation at $T_c = 25$ °C 55 W W/ºC Derating Factor 0.44 °C -65 to 150 Tstg Storage Temperature °C Ti Max. Operating Junction Temperature 150

ABSOLUTE MAXIMUM RATINGS

(•) Pulse width limited by safe operating area

THERMAL DATA

R _{thj-case}	Thermal Res	sistance	Junction-case	Max	2.27	°C/W
R _{thj-amb}	Thermal Res	sistance	Junction-ambient	Max	100	°C/W
R _{thc-sink}	Thermal Res	sistance	Case-sink	Тур	1.5	°C/W

ELECTRICAL CHARACTERISTICS (T_j = $25 \,^{\circ}$ C unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VBR(CES)	Collector-Emitter Breakdown Voltage	$I_{C} = 250 \ \mu A$ $V_{GE} = 0$	600			V
V _{BR(ECR)}	Emitter-Collector Breakdown Voltage	$IC = 1 mA$ $V_{GE} = 0$	20			V
I _{CES}	Collector cut-off $(V_{GE} = 0)$				10 100	μΑ μΑ
I _{GES}	Gate-Emitter Leakage Current (V _{CE} = 0)	$V_{GE} = \pm 20 V \qquad \qquad V_{CE} = 0$			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GE(th)}	Gate Threshold Voltage	$V_{CE} = V_{GE}$ I _C = 250 µA	2.5		5	V
V _{CE(SAT)}		$ \begin{array}{lll} V_{GE} = \ 15 \ V & I_C = 3 \ A \\ V_{GE} = \ 15 \ V & I_C = 7 \ A \\ V_{GE} = \ 15 \ V & I_C = 7 \ A \\ \end{array} \\ \end{array} \\ T_j = \ 125 \ ^oC $		1 1.2 1.1	1.4 1.6	V V V

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Forward Transconductance	$V_{CE} = 25 V$ $I_C = 7 A$	4			S
C _{ies} C _{oes} C _{res}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{CE} = 25 V f = 1 MHz V_{GE} = 0$		610 65 12	780 85 15	pF pF pF
Q _G	Gate Charge	$V_{CE} = 400 \text{ V} I_C = 7 \text{ A} V_{GE} = 15 \text{ V}$		33		nC
I _{CL}	Latching Current		15			A

SWITCHING ON

Symbol	Parameter	Test Conditions			Тур.	Max.	Unit
t _{d(on)} t _r	Delay Time Rise Time	V _{CC} = 480 V V _{GE} = 15 V	I _C = 7 A R _G = 1 KΩ		0.7 0.46		μs μs
(di/dt) _{on}	Turn-on Current Slope	V _{CC} = 480 V R _G = 1 KΩ	I _C = 7 A V _{GE} = 15 V		8		A/µs
Eon	Turn-on Switching Losses	T _j = 125 °C			0.4		mJ


57

ELECTRICAL CHARACTERISTICS (continued) SWITCHING OFF


Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
$\begin{bmatrix} t_c \\ t_r(v_{off}) \\ t_f \\ E_{off}(^{**}) \end{bmatrix}$	Cross-Over Time Off Voltage Rise Time Fall Time Turn-off Switching Loss		/	2.2 1.2 1.2 3.5		μs μs μs mJ
$\begin{bmatrix} t_c \\ t_r(v_{off}) \\ t_f \\ E_{off}(^{**}) \end{bmatrix}$			/	3.8 1.2 1.9 5.3		μs μs μs mJ

(•) Pulse width limited by safe operating area
(*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %
(**)Losses Include Also The Tail (Jedec Standardization)


Thermal Impedance




Output Characteristics




Transconductance




Collector-Emitter On Voltage vs Collector Current





Transfer Characteristics




Collector-Emitter On Voltage vs Temperature











Normalized Breakdown Voltage vs Temperature


Capacitance Variations




Off Losses vs Gate Resistance








Gate Charge vs Gate-Emitter Voltage







Switching Off Safe Operatin Area




Fig. 1: Gate Charge test Circuit






Fig. 3: Switching Waveforms



Fig. 2: Test Circuit For Inductive Load Switching






6/8

DIM.		mm		inch				
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А	2.2		2.4	0.086		0.094		
A1	0.9		1.1	0.035		0.043		
A2	0.03		0.23	0.001		0.009		
В	0.64		0.9	0.025		0.035		
B2	5.2		5.4	0.204		0.212		
С	0.45		0.6	0.017		0.023		
C2	0.48		0.6	0.019		0.023		
D	6		6.2	0.236		0.244		
E	6.4		6.6	0.252		0.260		
G	4.4		4.6	0.173		0.181		
Н	9.35		10.1	0.368		0.397		
L2		0.8			0.031			
L4	0.6		1	0.023		0.039		





7/8

Information furnished is believed to be accurate and reliable. However, STMicroelectonics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third partes which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

8/8

57