

## **TDA9207**

# 150 MHz PIXEL VIDEO CONTROLLER FOR MONITORS INCLUDING CUT-OFF INPUTS

#### **FEATURES**

- 150 MHZ PIXEL RATE
- 2.7 ns RISE AND FALL TIME
- I<sup>2</sup>C BUS CONTROLLED
- GREY SCALE TRACKING VERSUS BRIGHT-NESS
- OSD MIXING
- NEGATIVE FEED-BACK FOR DC COUPLING APPLICATION
- INTERNAL POSITIVE FEED-BACK FOR LCD APPLICATION
- 0.5~4.5 V DACs FOR BLACK LEVEL RESTO-RATION (AC-COUPLING APPLICATION) OR CUT-OFF CONTROLS (FOR DC-COUPLING APPLICATION USING THE ST AMPLIFIERS TDA9533/9530)
- BEAM CURRENT ATTENUATION (ABL)
- PEDESTRAL CLAMPING ON OUTPUT STAGE
- POSSIBILITY OF LIGHT OR DARK GREY OSD BACKGROUND
- OSD INDEPENDENT CONTRAST CONTROL
- ADJUSTABLE BANDWIDTH
- INPUT BLACK LEVEL CLAMPING WITH BUILT-IN CLAMPING PULSE
- STAND-BY MODE
- 5 V TO 8 V POWER SUPPLY

#### **DESCRIPTION**

The TDA9207 is an I<sup>2</sup>C Bus controlled RGB preamplifier designed for Monitor application, able to mix the RGB signals coming from any OSD device. The usual Contrast, Brightness, Drive and Cut-Off Controls are provided.

In addition, it includes the following features:

- OSD contrast,
- Bandwidth adjustment,
- Grey background,
- Internal back porch clamping pulse generator.



The RGB incoming signals are amplified and shaped to drive any commonly used video amplifiers without intermediate follower stages. Even though encapsulated in a 24-pin package only, this IC allows any kind of CRT Cathode coupling:

- AC coupling with DC restore,
- DC coupling with Feed-back from Cathodes,
- DC coupling with Cut-Off controls of the Video amplifier (ST Amplifiers TDA9533/9530).

As for any ST Video pre-amplifier, the TDA9207 is able to drive a real load without any external interface

One of the main advantages of ST devices is their ability to sink and source currents while most of the devices from our competitors have problems to sink large currents.

These driving capabilities combined with an original output stage structure suppress any static current on the output pins and therefore reduce dramatically the power dissipation of the device.


Extensive integration combined with high performance and advanced features make the TDA9207 one of the best choice for any CRT Monitor in the 14" to 17" range.

Perfectly matched with the ST Video Amplifiers TDA9530/33, these 2 products offer a complete solution for high performance and cost-optimized Video Board Application.

Version 4.4

August 2000 1/22

#### 1 PIN CONNECTIONS




## **2 PIN DESCRIPTION**

Pin Number	Symbol	Description				
1	IN1	Red Video Input				
2	ABL	ABL Input				
3	IN2	Green Video Input				
4	GNDL	Logic Ground				
5	IN3	Blue Video Input				
6	GNDA	Analog Ground				
7	V <sub>CCA</sub>	Analog V <sub>CC</sub> (5V)				
8	NC	Not Connected				
9	OSD1	Red OSD Input				
10	OSD2	Green OSD Input				
11	OSD3	Blue OSD Input				
12	FBLK	Fast Blanking				
13	SCL	SCL				
14	SDA	SDA				
15	CO2/FB2	Green Cut-off Output/Feedback Input				
16	CO3/FB3	Blue Cut-off Output/Feedback Input				
17	OUT3	Blue Video Output				
18	GNDP	Power Ground				
19	OUT2	Green Video Output				
20	V <sub>CCP</sub>	Power V <sub>CC</sub> (5 V to 8 V)				
21	OUT1	Red Video Output				
22	CO1/FB1	Red Cut-off Output/Feedback Input				
23	HSYNC	HSYNC				
	BPCP	BPCP				
24	BLK	Blanking Input				

47/

## 3 BLOCK DIAGRAM



#### **4 FUNCTIONAL DESCRIPTION**

#### 4.1 RGB Input

The three RGB inputs have to be supplied through coupling capacitors (100 nF).

The maximum input peak-to-peak video amplitude is 1 V

The input stage includes a clamping function. The clamp uses the input serial capacitor as a "memory capacitor".

To avoid a discharge of the serial capacitor during the line (due to leakage current), the input voltage is referenced to the ground. The clamp is gated by an internally generated "Back Porch Clamping Pulse" (BPCP). Register 8 allows to choose the way to generate this BPCP (see Figure 1).

When bit 0 is set to 0, the BPCP is synchronized on the trailing or leading edge of HSYNC (Pin 23) (bit 1 = 0: trailing edge, bit 1 = 1: leading edge).

Additionally, the IC automatically works with either positive or negative HSYNC pulses.

 When bit 0 is set to 1, BPCP is synchronized on the leading edge of the blanking pulse BLK (Pin 24). One can use a positive or negative blanking pulse by programming bit 0 in Register 9 (See I<sup>2</sup>C Table 3).

- BPCP width can be adjusted with bit 2 and 3 (see Register 8, I<sup>2</sup>C table 2).
- If the application already provides the Back Porch Clamping Pulse, bit 4 must be set to 1 (providing a direct connection between Pin 23 and internal BPCP).

#### 4.2 Blanking Input

The Blanking pin (FBLK) is TTL compatible.


The Blanking pulse can be:

- positive or negative
- line or Composite-type (but not Frame-type).

#### 4.3 Contrast Adjustment (8 bit)

The contrast adjustment is made by controlling simultaneously the gain of the three internal amplifiers through the I<sup>2</sup>C bus interface. Register 1 allows the adjustment in a range of 48 dB.

Figure 1.




#### 4.4 ABL Control

The TDA9207 includes an ABL (automatic beam limitation) input to attenuate the RGB Video signals depending on the beam intensity.

The operating range is 2 V (from 3 V to 1 V). A typical 15 dB maximum attenuation is applied to the output signal whatever the contrast adjustment is. (See Figure 2).

When the ABL feature is not used, the ABL input (Pin 2) must be connected to a 5 V supply voltage.

Figure 2.



#### 4.5 Brightness Adjustment (8 bit)

Brightness adjustment is controlled by the I<sup>2</sup>C Bus via Register 2. It consists of adding the same DC voltage to the three RGB signals, after contrast adjustment. When the blanking pulse equals 0, the DC voltage is set to a value which can be adjusted between 0 and 2V with 8mV steps (see Figure 3).

The DC output level is forced to the "Infra Black" level ( $V_{DC}$ ) when the blanking pulse is equal to 1.

#### **4.6 Drive Adjustment** (3 x 8 bit)

In order to adjust the white balance, the TDA9207 offers the possibility of adjusting separately the overall gain of each channel thanks to the I<sup>2</sup>C bus (Registers 3, 4 and 5).

The very large drive adjustment range (48 dB) allows different standards or custom color temperatures

It can also be used to adjust the output voltages at the optimum amplitude to drive the CRT drivers, keeping the whole contrast control for the enduser only.

The drive adjustment is located after the Contrast, Brightness and OSD switch blocks, so it does not affect the white balance setting when the BRT is adjusted. It also operates on the OSD portion of the signal.

#### 4.7 Cut-off Adjustment (Infra Black)

The cut-off voltage (Infra Black:V<sub>DC</sub>) is the level of the output during the blanking period. This level is sampled after each line during an internal pulse (OCL) generated during the blanking pulse (see Figure 11).

A sample-and-hold block controls the  $V_{\mbox{\scriptsize DC}}$  level.

In case of AC coupling application,  $V_{DC}$  is adjustable simultaneously on the 3 channels from 0.4 to 2.5V via the 4-bit DCL register (register 6, see Table 1 on page 15).

In case of DC coupling,  $V_{DC}$  is adjustable separately for each channel from 0.2 to 2.5V via the 8-bit cut-off registers (registers 10, 11 and 12, see Table 1 on page 15).

#### Caution:

Register 6: out of the 0 to 15 cut-off adjustment steps, the first 3 steps are not allowed.

Registers 10, 11 and 12: out of the 0 to 256 cut-off adjustment steps, the first 40 steps are not allowed.

#### 4.8 OSD Inputs

The TDA9207 allows to mix the OSD signals into the RGB main picture. The four pins dedicated to this function are the following:

- Three TTL RGB inputs (Pins 9, 10, 11) connected to the three outputs of the corresponding OSD processor.
- One TTL fast blanking input (Pin 12) also connected to the FBLK output of the OSD processor.

When a high level is present on the FBLK, the IC acts as follows:

- The three main picture RGB input signals (IN1, IN2, IN3) are internally switched to the internal input clamp reference voltage.
- The three output signals are set to the voltage corresponding to the three OSD input logic states (0 or 1). (See Figure 3).

If the OSD input is at low level, the output and brightness voltages ( $V_{BRT}$ ) are equal.

If the OSD input is at high level, the output voltage is  $V_{OSD}$ , where  $V_{OSD} = V_{BRT} + OSD$  and OSD is an I<sup>2</sup>C bus-controlled voltage.

OSD varies between 0 V to 4.9 V by 320 mV steps via Register 7 (4 bit). The same variation is applied simultaneously to the three channels providing the OSD contrast.

The grey color can be obtained on output signals when:

- OSD1 = 1, OSD2 = 0 and OSD3 = 1,
- A special bit (bit 5 or 6) in Register 9 is set to 1.
   If R9b5 is set to 1, light grey is obtained on output.
   If R9b6 is set to 1, dark grey is obtained on output.
   In the case where R9b5 and R9b6 are set to 0, the normal operation is provided on output signals.

#### 4.9 Output Stage


The overall waveforms of the output signal are shown in Figure 3. The three output stages, which are large bandwidth output amplifiers, are able to deliver up to 4.4  $V_{PP}$  for 0.7  $V_{PP}$  on input.

When a high level is applied on the BLK input (Pin 24), the three outputs are forced to "Infra Black" level (VDC) thanks to a sample and hold circuit (described below).

The black level (which is the output voltage outside the blanking pulse with minimum brightness and no Video input signals) is 400 mV higher than

The brightness level ( $V_{BRT}$ ) is then obtained by programming register 2 (see Table 1 on page 15).

Figure 3. Waveforms VOUT, BRT, CONT, OSD



#### 4.10 Bandwidth Adjustment

An advanced feature: Bandwidth adjustment, is implemented on the TDA9207.

For applications where rise/fall time >5.5ns, this feature must not be used and the bandwidth has to be set to 0 (dec) (register 13, see Table 1 on page 15).

For applications where rise/fall time <5.5ns, this feature offers several advantages:

- Depending on the external capacitive load and on the peak-to-peak output voltage, this adjustment avoids getting any slew-rate phenomenon.
- Electromagnetic radiation (EMI). Slowing down the signal of rise/fall time will decrease the EMI without significantly deteriorating the rise/fall time of the CRT driver.
- Video signal response. Using this adjustment will allow to optimize the high frequency transient phenomenons.
- Still picture mode. In this mode, high video swing is of greater interest than rise/fall time. The bandwidth adjustment can be used to avoid any slewrate phenomenon at the CRT driver output and to reduce EMI.

#### 4.11 CRT Cathode Coupling

The powerfull multiplex capability of the TDA9207 allows to use the device with several kinds of CRT cathode coupling.

#### AC coupling with DC restore (Figure 4)

In this mode the output DC level ( $V_{DC}$ ) is adjusted simultaneously for the 3 channels from 0.5 V to 2.35 V via Register 6 (4 bit). The cut-off voltage is programmed independently for each channel from

0.17 V to 4.6 V using registers 10, 11, 12 (8 bit each, see Table 1 on page 15).

## DC Coupling with cut-off controls on Video Amplifier (with TDA9533/ 9530, Figure 5)

The functioning and programming of the TDA9207 are the same as for the previous mode, except for the cut-off control which is now performed via the Video amplifier cut-off input.

In AC coupling and DC coupling with cut-off control, bit 2, 3 and 4 in Register 9 must be set to 1.

#### **DC Coupling Mode** (Figure 6)

This is the most commonly used configuration enabling to build a powerful video system on a small PCB Board and giving a substantial cost saving compared with any other solution available on the market.

The preamplifier outputs control directly the cut-off levels.

The output DC level (VDC) is adjusted independently for each channel from 0.5 V to 2.5 V via registers 10, 11 and 12.

In DC coupling mode, bit 2 must be set to 1 and bit3 to 0 in Register 9.

#### DC Coupling with feedback mode (Figure 7)

In this mode, the feedback voltage issued from the cathode is sent to the TDA9207. This voltage is compared to a reference from the cut-off DC level DAC by the sample and hold circuit who also controls the DC voltage of the feedback input in a range of 0.5 V to 2.5 V.

Each channel is independently controlled via Registers 10, 11 and 12.

In DC coupling with feedback mode, bit 2 and bit 4 must be set to 0 in Register 9.

Figure 4. AC Coupling




Figure 5. DC Coupling with Cut-off Control




Figure 6. DC Coupling





Figure 7. DC Coupling with Feedback (LCD mode)



#### 4.12 Stand-by Mode

The TDA9207 has a stand-by mode. As soon as the  $V_{CC}$  power (Pin 20) gets lower than 3V (typ.), the device is set in stand-by mode whatever the voltage on analog  $V_{CCA}$  (Pin 7) is. The analog blocks are internally switched-off while the logic parts (I<sup>2</sup>C bus, power-on reset) are still supplied.

In stand-by mode, the power consumption is below 20 mW.

#### 4.13 Serial Interface

The 2-wire serial interface is an I<sup>2</sup>C interface. The slave address of TDA9207 is DC hex.

	A6	A5	A4	А3	A2	A1	A0	W
ı	1	1	0	1	1	1	0	0

The host MCU can write into the TDA9207 registers. Read mode is not available.

In order to write data into the TDA9207, after the "start" message, the MCU must send the following data (see Figure 9):

- the I<sup>2</sup>C address slave byte with a low level for the R/W bit,
- the byte to the internal register address where the MCU wants to write data,
- the data.


All bytes are sent with MSB bit first. The transfer of written data is ended with a "stop" message.

When transmitting several data, the register addresses and data can be written with no need to repeat the start and slave addresses.

#### 4.14 Power-on Reset

A power-on reset function is implemented on the TDA9207 so that the  $\rm I^2C$  registers have a determined status after power-on. The Power-on reset threshold for a rising supply on  $\rm V_{CCA}$  (Pin 7) is 3.8 V (typ.) and 3.2V when the  $\rm V_{CC}$  decreases.





#### 4.15 Specific Application Conditions

#### Functioning with 5 V Power V<sub>CC</sub>

To simplify the application, it is possible to supply the power  $V_{CC}$  with 5 V (instead of 8 V nominal) at the expense of output swing voltage.

#### **Functioning without Blanking Pulse**

If no blanking pulse is applied to the TDA9207, the internal BPCP can be connected to the sample and hold circuit (Register 8, bit 7 = 1 and BLK pin grounded) so that the output DC level is still controlled by  $I^2C$ .

To ensure the device correct behavior in the worst possible conditions, the Brightness Register must be set to 0.

## **5 ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Pin	Value	Units
V <sub>CCA</sub> Max. V <sub>CCP</sub> Max.	Supply Voltage on Analog V <sub>CC</sub> Supply Voltage on Power V <sub>CC</sub>	7 20	5.5	V
	117	20	8.8	V
V <sub>in</sub> Max.	Voltage at any Input Pins (except Video inputs) and Input/Output Pins	-	5.5	V
V <sub>I</sub> Max.	Voltage at Video Inputs	1, 3, 5	1.4	V
T <sub>stg</sub>	Storage Temperature	-	-	°C
T <sub>oper</sub>	Operating Junction Temperature	-	+150	°C

## **6 THERMAL DATA**

Symbol	Parameter	Value	Units			
R <sub>th(j-a)</sub>	Max. Junction-ambient Thermal Resistance					
T <sub>i</sub>	Typ. Junction Temperature at T <sub>amb</sub> = 25°C	80	°C			

## 7 DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 25^{\circ}C$ ,  $V_{CCA} = 5V$ ,  $V_{CCP} = 8V$ , unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>CCA</sub>	Analog Supply Voltage	Pin 7	4.5	5	5.5	V
V <sub>CCP</sub>	Power Supply Voltage	Pin 20	4.5	8	8.8	V
I <sub>CCA</sub>	Analog Supply Current	V <sub>CCA</sub> = 5V		70		mA
I <sub>CCP</sub>	Power Supply Current	V <sub>CCP</sub> = 8V		55		mA
V <sub>I</sub>	Video Input Voltage Amplitude			0.7	1	V
Vo	Output Voltage Range		0.5		V <sub>CCP</sub> -0.5V	٧
V <sub>IL</sub>	Low Level Input Voltage	OSD, FBLK, BLK, HSYNC			0.8	V
V <sub>IH</sub>	High Level Input Voltage		2.4			V
I <sub>IN</sub>	Input Current	OSD, FBLK, BLK	-1		1	μΑ
R <sub>HS</sub>	Input Resistor	HSYNC		40		kΩ

## **8 AC ELECTRICAL CHARACTERISTICS**

 $T_{amb} = 25^{\circ}C$ ,  $V_{CCA} = 5V$ ,  $V_{CCP} = 8V$ ,  $V_{i} = 0.7$   $V_{PP}$ ,  $C_{LOAD} = 5pF$   $R_{S} = 100\Omega$ , serial between output pin and  $C_{LOAD}$ , unless otherwise specified.

ViDEO INPUTS (PINS 1, 3, 5)         V. Video Input Voltage Amplitude         Max. Contrast and Drive         0.7         1         V. VIDEO OUTPUT SIGNAL (PINS 17, 19, 21) - GENERAL           GAM         Maximum Gain         Max Contrast and Drive (CRT = DRV = 254 dec)         16         dB           VOM         Maximum Video Output Voltage (Note 1)         Max Contrast and Drive at POR (CRT = DRV = 254 dec)         4.4         V           VON         Nominal Video Output Voltage (CRT = DRV = 180 dec)         2.2         V           CAR         Contrast Attenuation Range         From max. Contrast (CRT = 254 dec) to min. Contrast (CRT = 1 dec)         48         dB           DAR         Drive Attenuation Range         From Max. Drive (DRV = 254 dec) to min. Drive (DRV = 1 dec)         48         dB           GM         Gain Matching         Contrast and Drive at POR         ±0.1         dB           f <sub>R</sub> , f <sub>F</sub> Rise Time, Fall Time (Note 1)         Vour = 2 Vpp (BW = 15 dec) vour = 2 Vpe (BW = 0 dec)         2.7         ns           BW         Large Signal Bandwidth         Vour = 2 Vpp         130         MHz           BW         Bandwidth Adjustment Range         Vour = 2 Vpp         @ f = 10 MHz         80         MHz           CT         Crosstalk between Video Outputs         Vour = 2 Vpp         @ f = 10 MHz         30 <th>Symbol</th> <th>Parameter</th> <th>Test Conditions</th> <th>Min.</th> <th>Тур.</th> <th>Max.</th> <th>Units</th>	Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
VIDEO OUTPUT SIGNAL (PINS 17, 19, 21) - GENERAL         Max Contrast and Drive (CRT = DRV = 254 dec)         16         dB           GAM         Maximum Gain         Max Contrast and Drive (CRT = DRV = 254 dec)         16         dB           VOM         Maximum Video Output Voltage (Note 1)         Max Contrast and Drive (CRT = DRV = 254 dec)         4.4         V           VON         Nominal Video Output Voltage (CRT = DRV = 254 dec)         Contrast and Drive at POR (CRT = DRV = 180 dec)         48         dB           CAR         Contrast Attenuation Range         From max. Contrast (CRT = 254 dec) to min. Contrast (CRT = 1 dec)         48         dB           DAR         Drive Attenuation Range         From Max. Drive (DRV = 254 dec) to min Drive (DRV = 254 dec)         48         dB           GM         Gain Matching         Contrast and Drive at POR         ±0.1         dB           Institute of the contrast of the contrast of the contrast and Drive (DRV = 254 dec) to min Drive (DRV = 254 dec)         2.7         ns           graph of the contrast and Drive at POR         ±0.1         dB         48         dB           d Rank Gain Matching         Contrast and Drive at POR         ±0.1         dB           lank the contrast of the contrast of the contrast of the contrast and Drive (DRV = 254 dec)         4.3         ns           graph of the contrast of the contra	VIDEO IN	PUTS (PINS 1, 3, 5)		· · · · · ·			
Max Contrast and Drive (CRT = DRV = 254 dec)	V <sub>I</sub>	Video Input Voltage Amplitude	Max. Contrast and Drive		0.7	1	V
VOM   Maximum Video Output Voltage   (CRT = DRV = 254 dec)	VIDEO OL	JTPUT SIGNAL (PINS 17, 19, 21) - GE	NERAL				
(Note 1)	GAM	Maximum Gain			16		dB
CRT = DRV = 180 dec   CRT = 254 dec   A8	VOM				4.4		V
To min. Contrast (CRT = 1 dec)   To min. Contrast (CRT = 1 dec)   To min. Contrast (CRT = 1 dec)   To min. Drive (DRV = 254 dec)   To min. Drive (DRV = 254 dec)   To min. Drive (DRV = 1 dec)   To min. Drive (DRV = 2 Vpp (BW = 15 dec)   To min. Drive (DRV = 2 Vpp (BW = 10 dec)   To min. Drive (DRV = 2 Vpp (BW = 0 dec)   T	VON	Nominal Video Output Voltage			2.2		V
Section   Common Drive (DRV = 1 dec)   Section   Contrast and Drive at POR   ±0.1   dB	CAR	Contrast Attenuation Range	, , , , , , , , , , , , , , , , , , , ,		48		dB
tR₁ tF         Rise Time, Fall Time (Note 1)         VOUT = 2 VPP (BW = 15 dec) VOUT = 2 VPP (BW = 0 dec)         2.7 4.3         ns ns           BW         Large Signal Bandwidth         VOUT = 2 VPP         130         MHz           BW         Bandwidth Adjustment Range         VOUT = 2 VPP (BW = 0 dec) Maximum bandwidth (BW = 0 dec) Maximum bandwidth (BW = 15 dec)         80 MHz (BW = 0 dec) MAX (BW = 0	DAR	Drive Attenuation Range			48		dB
Name	GM	Gain Matching	Contrast and Drive at POR		±0.1		dB
BW Bandwidth Adjustment Range	t <sub>R</sub> , t <sub>F</sub>	Rise Time, Fall Time (Note 1)					1
Minimum bandwidth (BW = 0 dec) Maximum bandwidth (BW = 15 dec) 130 MHz MHz  CT Crosstalk between Video Outputs V <sub>OUT</sub> = 2 V <sub>PP</sub> @ f = 10 MHz 60 35 dB  VIDEO OUTPUT SIGNAL — BRIGHTNESS  BRTmax Maximum Brightness Level Max. Brightness (BRT = 255 dec) and Max. Drive (DRV = 254 dec) 2 and Max. Drive (DRV = 254 dec) 35 MIn. Brightness (BRT = 0 dec) and Max. Drive (DRV = 254 dec) 36 MIn. Brightness (BRT = 0 dec) and Max. Drive (DRV = 254 dec) 37 MIn. Brightness Matching 37 Brightness and Drive at POR 37 MIn. Brightness Matching 38 Brightness and Drive at POR 37 Min. Maximum OSD Output Level Max. OSD (OSD = 15 dec) 4.9 V Min. OSD (OSD = 15 dec) 4.9 V Min. OSD (OSD = 0 dec) 7 Min. OSD (OSD = 0 dec) 7 V MIDEO OUTPUT SIGNAL — DC LEVEL (AC COUPLING MODE)  DCLmax Maximum Output DC Level Min. DCL (DCL = 15 dec) 0.5 V Min. DCL (DCL = 3 dec) 155 mV VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)  DCLmax Maximum Output DC Level Min. DCL (DCL = 3 dec) 155 mV VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)  DCLmax Maximum Output DC Level Min. DCL (DCL = 3 dec) 2.5 V VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)  DCLmax Maximum Output DC Level Max. Cut-off (Cut-off = 255 dec) 0.4 V	BW	Large Signal Bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		130		MHz
WIDEO OUTPUT SIGNAL — BRIGHTNESS	BW	Bandwidth Adjustment Range	Minimum bandwidth (BW = 0 dec)				l I
BRTmax Maximum Brightness Level Max. Brightness (BRT = 255 dec) 2 and Max. Drive (DRV = 254 dec) BRTmin Minimum Brightness Level Min. Brightness (BRT = 0 dec) and Max. Drive (DRV = 254 dec) 0 V and Max. Drive (DRV = 254 dec) 0 V and Max. Drive (DRV = 254 dec) 0 V BRTM Brightness Matching Brightness and Drive at POR ±10 mV VIDEO OUTPUT SIGNAL — OSD Max. Drive (DRV = 254 dec) Max. OSD (OSD = 15 dec) 4.9 V Minimum OSD Output Level Min. OSD (OSD = 15 dec) 0 V VIDEO OUTPUT SIGNAL — DC LEVEL (AC COUPLING MODE) Max. DCL (DCL = 15 dec) 0.5 V DCLmin Minimum Output DC Level Min. DCL (DCL = 15 dec) 0.5 V DCLstep Output DC Level Min. DCL (DCL = 3 dec) 155 mV VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE) DCLmax Maximum Output DC Level Min. DCL (DCL = 3 dec) 155 mV VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE) DCLmax Maximum Output DC Level Max. Cut-off (Cut-off = 255 dec) 0.4 V	СТ	Crosstalk between Video Outputs	1 001				'
and Max. Drive (DRV = 254 dec)  BRTmin Minimum Brightness Level Min. Brightness (BRT = 0 dec) and Max. Drive (DRV = 254 dec)  VIP Insertion Pulse 0.4 V  BRTM Brightness Matching Brightness and Drive at POR ±10 mV  VIDEO OUTPUT SIGNAL — OSD  Max. Drive (DRV = 254 dec) Max. OSD (OSD = 15 dec) 4.9 V Minimum OSD Output Level Min. OSD (OSD = 15 dec) 0 V  VIDEO OUTPUT SIGNAL — DC LEVEL (AC COUPLING MODE)  DCLmax Maximum Output DC Level Min. DCL (DCL = 15 dec) 0.5 V  DCLstep Output DC Level Step Min. DCL (DCL = 3 dec) 155 mV  VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)  DCLmax Maximum Output DC Level Min. DCL (DCL = 3 dec) 2.35 V  VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)  DCLmax Maximum Output DC Level Min. DCL (DCL = 3 dec) 2.5 V  VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)  DCLmax Maximum Output DC Level Max. Cut-off (Cut-off = 255 dec) 0.4 V	VIDEO OL	JTPUT SIGNAL — BRIGHTNESS				•	
Note	BRTmax	Maximum Brightness Level	, , ,		2		V
BRTM   Brightness Matching   Brightness and Drive at POR   ±10   mV	BRTmin	Minimum Brightness Level	,		0		V
VIDEO OUTPUT SIGNAL — OSD           OSDmax OSDmin         Maximum OSD Output Level Max. OSD (OSD = 15 dec) Minimum OSD Output Level Min. OSD (OSD = 0 dec)         4.9 V           VIDEO OUTPUT SIGNAL — DC LEVEL (AC COUPLING MODE)           DCLmax DCLmin Minimum Output DC Level Min. DCL (DCL= 15 dec) Minimum Output DC Level Min. DCL (DCL= 3 dec)         2.35 V           DCLstep Output DC Level Step         155 mV           VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)           VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)           DCLmax DCLmax Maximum Output DC Level Max. Cut-off (Cut-off = 255 dec) Min. Cut-off (Cut-off = 40 dec)         2.5 V           DCLmin Minimum Output DC Level Min. Cut-off (Cut-off = 40 dec)         0.4 V	VIP	Insertion Pulse			0.4		V
OSDmax OSDmin         Maximum OSD Output Level Minimum OSD Output Level         Max. OSD (OSD = 15 dec) Minimum OSD Output Level         4.9 V Min. OSD (OSD = 15 dec) Min. OSD (OSD = 0 dec)         4.9 V Min. OSD (OSD = 0 dec)         MIN. OSD (OSD = 0 dec)         V MIN. OSD (OSD = 0 dec)         MIN. OSD (OSD = 0 dec)<			Brightness and Drive at POR		±10		mV
OSDmax OSD min         Maximum OSD Output Level Min. OSD (OSD = 15 dec)         4.9 V         V           VIDEO OUTPUT SIGNAL — DC LEVEL (AC COUPLING MODE)         Wax. DCL (DCL= 15 dec)         2.35 V         V           DCLmax DCLmin         Maximum Output DC Level Min. DCL (DCL= 3 dec)         0.5 V         V           DCLstep         Min. DCL (DCL= 3 dec)         0.5 V           VIDEO OUTPUT SIGNAL — DC Level Step         155 mV           VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)         Max. Cut-off (Cut-off = 255 dec)         2.5 V           DCLmax DCLmin         Minimum Output DC Level         Max. Cut-off (Cut-off = 40 dec)         0.4 V	VIDEO OL	JTPUT SIGNAL — OSD					
DCLmax         Maximum Output DC Level         Max. DCL (DCL= 15 dec)         2.35         V           DCLmin         Minimum Output DC Level         Min. DCL (DCL = 3 dec)         0.5         V           DCLstep         Output DC Level Step         155         mV           VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)           DCLmax         Maximum Output DC Level         Max. Cut-off (Cut-off = 255 dec)         2.5         V           DCLmin         Minimum Output DC Level         Min. Cut-off (Cut-off = 40 dec)         0.4         V	OSDmin	Minimum OSD Output Level	Max. OSD (OSD = 15 dec) Min. OSD (OSD = 0 dec)				
DCLmin         Minimum Output DC Level         Min. DCL (DCL = 3 dec)         0.5         V           DCLstep         155         mV           VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)           DCLmax         Maximum Output DC Level         Max. Cut-off (Cut-off = 255 dec)         2.5         V           DCLmin         Minimum Output DC Level         Min. Cut-off (Cut-off = 40 dec)         0.4         V	VIDEO OL	•	,				
VIDEO OUTPUT SIGNAL — DC LEVEL (DC COUPLING MODE)       DCLmax     Maximum Output DC Level     Max. Cut-off (Cut-off = 255 dec)     2.5     V       DCLmin     Minimum Output DC Level     Min. Cut-off (Cut-off = 40 dec)     0.4     V							
DCLmax     Maximum Output DC Level     Max. Cut-off (Cut-off = 255 dec)     2.5     V       DCLmin     Minimum Output DC Level     Min. Cut-off (Cut-off = 40 dec)     0.4     V		·			155		mV
DCLmin Minimum Output DC Level Min. Cut-off (Cut-off = 40 dec) 0.4 V	VIDEO OL	JTPUT SIGNAL — DC LEVEL (DC CO	UPLING MODE)				
DCLstep Output DC Level Step 10 mV			` '				
	DCLstep	Output DC Level Step			10		mV

Note 1: Assuming that  $V_{OM}$  remains within the range of Vo (between 0.5V and  $V_{CCP}$  - 0.5V)  $t_{R}$ ,  $t_{F}$  are calculated values, assuming an ideal input rise/fall time of 0ns ( $t_{R} = \sqrt{t_{ROUT}^2 + t_{RIN}^2}$ ,  $t_{F} = \sqrt{t_{FOUT}^2 + t_{FIN}^2}$ ),  $t_{F} = \sqrt{t_{FOUT}^2 + t_{FIN}^2}$ 

12/22

## AC ELECTRICAL CHARACTERISTICS (continued)

 $T_{amb}$  = 25°C,  $V_{CCA}$  = 5V,  $V_{CCP}$ = 8V,  $V_{i}$  = 0.7  $V_{PP}$ ,  $C_{LOAD}$  = 5 pF, unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
CUT-OFF	OUTPUTS (AC COUPLING MODE) - (I	Pins 15, 16, 22)				
COmax	Maximum Cut-off Output Level	Max. Cut-off (Cut-off = 255 dec) and Sourced Current = 200μA		4.7		V
COmin	Minimum Cut-off Output Level	Min. Cut-off (Cut-off = 0 dec) and Sinked Current = 2mA		0.1		V
COTD	Cut-off Output Voltage Drift	T <sub>j</sub> Variation = 100°C		0.5		%
COHlin	Maximum Cut-off Output Voltage (linear region)	Cut-off =235dec (Sourced Current = 200μA)		4.6		V
COLlin	Minimum Cut-off Output Voltage (linear region)	Cut-off = 10 dec (Sinked current = 2mA)		0.17		V
COstep	Cut-off Output Step (linear region)			20		mV
FEEDBAC	K INPUTS (DC WITH FEEDBACK MO	DE)				
VFBmax VFBmin	Controlled Feedback Input Level Maximum Minimum	Max. Cut-off (Cut-off = 255 dec) Min. Cut-off (Cut-off = 1 dec)		2.5 20		V mV
VFBstep	Controlled Feedback Input Level Step			10		mV
IFB	input Current on Feedback inputs	V ≤ 2.5V		50		μА
ABL (PIN 2	2)					
GABLmin GABLmax	ABL Mini Attenuation ABL Maxi Attenuation	V <sub>ABL</sub> ≥3.2 V V <sub>ABL</sub> = 1 V		0 15		dB dB
V <sub>ABL</sub>	ABL Threshold Voltage	For output attenuation		3		V
IABLhigh IABLlow	High ABL Input Current Low ABL Input Current	$V_{ABL} = 3.2V$ $V_{ABL} = 1V$		0 -2		μA μA

## 9 I<sup>2</sup>C ELECTRICAL CHARACTERISTICS

 $T_{amb} = 25^{\circ}C$ ,  $V_{CCA} = 5V$ , unless otherwise specified


Symbol	Parameter	Parameter Test Conditions				
V <sub>IL</sub>	Low Level Input Voltage	On Pins SDA, SCL			1.5	V
V <sub>IH</sub>	High Level Input Voltage		3			V
I <sub>IN</sub>	Input Current (Pins SDA, SCL)	0.4 V < V <sub>IN</sub> < 4.5 V	-10		+10	μΑ
f <sub>SCL(Max.)</sub>	SCL Maximum Clock Frequency		200		0.25	kHz
V <sub>OL</sub>	Low Level Output Voltage	SDA Pin when ACK Sink Current = 6mA			0.6	V

## 101<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

(see Figure 11)

Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>BUF</sub>	Time the bus must be free between two accesses	1300			ns
t <sub>HDS</sub>	Hold Time for Start Condition	600			ns
t <sub>SUP</sub>	Set-up Time for Stop Condition	600			ns
t <sub>LOW</sub>	The Low Period of Clock	1300			ns
t <sub>HIGH</sub>	The High Period of Clock	600			ns
t <sub>HDAT</sub>	Hold Time Data	300			ns
t <sub>SUDAT</sub>	Set-up Time Data	250			ns
t <sub>R</sub> , t <sub>F</sub>	Rise and Fall Time of both SDA and SCL	20		300	ns





## 1112C REGISTER DESCRIPTION

Table 1. Register Sub-addressed - I<sup>2</sup>C Table

Sub-address		Register Names		POR	Value	Max. Value	
Hex	Dec			Hex	Dec	Hex	Dec
01	01	Contrast (CRT) - Note 2	8-bit DAC	B4	180	FE	254
02	02	Brightness (BRT)	8-bit DAC	B4	180	FF	255
03	03	Drive 1 (DRV) - Note 2	8-bit DAC	B4	180	FE	254
04	04	Drive 2 (DRV) - Note 2	8-bit DAC	B4	180	FE	254
05	05	Drive 3 (DRV) - Note 2	8-bit DAC	B4	180	FE	254
06	06	Output DC Level (DCL) - Note 3	4-bit DAC	09	09	0F	15
07	07	OSD Contrast (OSD)	4-bit DAC	09	09	0F	15
08	08	BPCP & OCL	Refer to the I <sup>2</sup> C table 2	04	04		
09	09	Miscellaneous	Refer to the I <sup>2</sup> C table 3	1C	28		
0A	10	Cut Off Out 1 DC Level (Cut-off) - Note 4	8-bit DAC	B4	180	FF	255
0B	11	Cut Off Out 2 DC Level (Cut-off) - Note 4	8-bit DAC	B4	180	FF	255
0C	12	Cut Off Out 3 DC Level (Cut-off) - Note 4	8-bit DAC	B4	180	FF	255
0D	13	Bandwidth Adjustment (BW) - Note 5	4-bit DAC	07	07	0F	15

Note 2: For Contrast & Drive adjustment, code 00 (dec) and 255 (dec) are not allowed.

Note 3: For Output DC Level, code 00(dec), 01(dec), 02(dec) are not allowed.

Note 4: For Cut Off Output DC Level, codes below 40 (dec) are not allowed.

**Note 5:** To be set to 0 (dec) for applications with  $t_R/t_F > 5.5$ ns.

Table 2. BPCP & OCL Register (R8) - I<sup>2</sup>C Table (see also Figure 11)

b7	b6	b5	b4	b3	b2	b1	b0	Function	POR Value
			0				0	Internal BPCP triggered by HSYNC	х
			0				1	Internal BPCP triggered by BLK	
			0			0		Internal BPCP synchronized by the trailing edge	х
			0			1		Internal BPCP synchronized by the leading edge	
			0	0	0			Internal BPCP Width = 0.33 μs	
			0	0	1			Internal BPCP Width = 0.66 μs	х
			0	1	0			Internal BPCP Width = 1 μs	
			0	1	1			Internal BPCP Width = 1.33 μs	
			1					Internal BPCP = BPCP input (Pin 23)	
		0						Normal Operation	х
		1						Reserved (Force BPCP to 1 in test)	
	0							Normal Operation	х
	1							Reserved (Force OCL to 1 in test)	
0								Internal OCL pulse triggered by BLK (pin 24)	х
1								Internal OCL pulse = Internal BPCP	

Table 3. Miscellaneous Register (R9) - I<sup>2</sup>C Table

b7	b6	b5	b4	b3	b2	b1	b0	Function	POR Value
							0	Positive Blanking Polarity	Х
							1	Negative Blanking Polarity	
						0		Soft Blanking = OFF	Х
						1		Soft Blanking = ON	
			1	1	1			AC Coupling Mode or DC with Cut-off control	Х
			Х	0	1			DC Coupling Mode (Note 6)	
			0	Х	0			DC Coupling with Feedback Mode	
	0	0						Light Grey on OSD Outputs = OFF	Х
	0	1						Light Grey on OSD Outputs = ON	
	0	0						Dark Grey on OSD Outputs = OFF	Х
	1	0						Dark Grey on OSD Outputs = ON	
-								Reserved (SOG = OFF)	Х
-								Reserved (SOG = ON)	


Note 6: After Power on, the DC couppling mode must be programmed in register 9 by setting bit 2 = 1 and bit 3 = 0

Table 4. Bandwidth Adjustment (R13) - I<sup>2</sup>C Table 4

b7	b6	b5	b4	b3	b2	b1	b0	Function	POR Value
				1	1	1	1	130 MHz	
				0	1	1	1	100 MHz	Х
				0	0	0	0	80 MHz (Note 7)	
		0	0					Normal Operation	Х
		0	1					BW DAC output connected to BLK input (for test)	
		1	0					BW DAC complementary output connected to BLK input (for test)	

**Note 7:** For applications with  $t_R/t_F > 5.5$ ns, this register has to be set to 0 (dec).

Figure 11. BPCP and OCL Generation



## 12 INTERNAL SCHEMATICS

Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.





Figure 17.



17/22

Figure 18.




Figure 19.




Figure 20.





Figure 21.






Figure 22. TDA9207/9209 - TDA9533/9530 Demonstration Board: Silk Screen and Trace (scale 1:1)





Figure 23. TDA9207/9209 - TDA9533/9530 Demonstration Board Schematic

## 13 PACKAGE MECHANICAL DATA

## 24 Pins — Plastic Dip (Shrink))



Dimensions		Millimeters		Inches		
Dilliensions	Min.	Тур.	Max.	Min.	Тур.	Max.
А			5.08			0.20
A1	0.51			0.020		
A2	3.05	3.30	4.57	0.120	0.130	0.180
В	0.36	0.46	0.56	0.0142	0.0181	0.0220
B1	0.76	1.02	1.14	0.030	0.040	0.045
С	0.23	0.25	0.38	0.0090	0.0098	0.0150
D	22.61	22.86	23.11	0.890	0.90	0.910
E	7.62		8.64	0.30		0.340
E1	6.10	6.40	6.86	0.240	0.252	0.270
е		1.778			0.070	
e1		7.62			0.30	
e2			10.92			0.430
e3			1.52			0.060

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics.

© 2000 STMicroelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components of STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in a I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

#### STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com