


CFL/TL BALLAST DRIVER PREHEAT AND DIMMING

- HIGH VOLTAGE RAIL UP TO 600V
- dV/dt IMMUNITY ± 50 V/ns IN FULL TEM-PERATURE RANGE
- DRIVER CURRENT CAPABILITY: 250mMA SOURCE 450mA SINK
- SWITCHING TIMES 80/40ns RISE/FALL WITH 1nF LOAD
- CMOS SHUT DOWN INPUT
- UNDER VOLTAGE LOCK OUT
- PREHEAT AND FREQUENCY SHIFTING TIMING
- SENSE OP AMP FOR CLOSED LOOP CON-TROL OR PROTECTION FEATURES
- HIGH ACCURACY CURRENT CONTROLLED OSCILLATOR
- INTEGRATED BOOTSTRAP DIODE
- CLAMPING ON Vs.
- SO16, DIP 16 PACKAGE

DESCRIPTION

In order to ensure voltage ratings in excess of 600V, the L6574 is manufactured with BCD OFF LINE technology, which makes it well suited for lamp ballast applications.




The device is intended to drive two power MOS-FETS, in the classical half bridge topology, ensuring all the features needed to drive and properly control a fluorescent bulb.

A dedicated timing section in the L6574 allows the user set the necessary parameters for proper preheat and ignition of the lamp.

Also, an OP AMP is available to implement closed loop control of the lamp current during normal lamp burning.


An integrated bootstrap section, eliminating the normally required bootstrap diode and the zener clamping on Vs, makes the L6574 well suited for low cost applications where few additional components are needed to build a high performance ballast.

BLOCK DIAGRAM



February 2000 1/9

PIN CONNECTION



THERMAL DATA

Symbol	Parameter	DIP16	SO16N	Unit
R _{th j-amb}	Thermal Resistance Junction to ambient Max.	80	120	°C/W

PINS DESCRIPTION

N.	Name	Function
1	Cpre	Preheat Timing Capacitor
2	Rpre	Maximum Oscillation Frequency Setting. Low Impedence Voltage Source. See also Cf
3	Cf	Oscillator Frequency Setting (see also Ring, Rpre)
4	Ring	Minimum Oscillation Frequency Setting. Low Impedence Voltage Source. See also Cf
5	OPout	Sense OP AMP Output. Low Impedence
6	OPin-	Sense OP Amp Inverting Input. High Impedence
7	OPin+	Sense OP AMP Non Inverting Input High Impedence.
8	EN1	Half Bridge Enable
9	EN2	Half Bridge Enable
10	GND	Ground
11	LVG	Low Side Driver Output
12	Vs	Supply Voltage with Internal Zener Clamp.
13	N.C.	Non Connected
14	OUT	High Side Driver Reference
15	HVG	High Side Driver Output
16	Vboot	Bootstrapped Supply Voltage

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Is	Supply Current (*)	25	mA
V_{LVG}	Low Side Output	-0.3 to Vs +0.3	V
V _{OUT}	High Side Reference	-1 to VBOOT -18	V
V_{HVG}	High Side Output	-1 to VBOOT	V
V_{BOOT}	Floating Supply Voltage	-1 to 618	V
dV _{BOOT} /dt	V _{BOOT} pin Slew rate (repetitive)	±50	V/ns
dV _{OUT} /dt	OUT pin Slew Rate (repetitive)	±50	V/ns
V _{ir}	Forced Input Voltage (pins Ring, Rpre)	-0.3 to 5	V
V_{ic}	Forced Input Voltage (pins Cpre, Cf)	-0.3 to 5	V
V_{EN1}, V_{EN2}	Enable Input Voltage	-0.3 to 5	V
I _{EN1} , I _{EN2}	Enable Input Current	±3	mA
V _{opc}	Sense Op Amp Common Mode Range	-0.3 to 5	V
V_{opd}	Sense Op Amp Differential Mode Range	±5	V
Vopo	Sense Op Amp Output Voltage (forced)	4.6	V
T _{sta} , T _i	Storage Temperature	-40 to +150	°C
T _{amb}	Ambient Temperature	-40 to +125	°C

^(*) The device has an internal Clamping Zener between GND and the Vcc pin, it must not be supplied by a Low Impedance Voltage Source. Note: ESD immunity for pins14, 15 and 16 is guaranteed up to 900V (Human Body Model)

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	10 to VcL	V
V _{OUT} (*)	High Side Reference	-1 to VBOOT-VCL	V
V _{BOOT} (*)	Floating Supply Voltage	500	V

^(*) If the condition Vboot - Vout < 18 is guaranteed, Vout can range from -3 to 580V.

ELECTRICAL CHARACTERISTICS ($V_S = 12V$; V_{BOOT} - $V_{OUT} = 12V$; $T_{amb} = 25$ °C)

Symbol	Pin	Parameter	Test Condition	Min.	Тур.	Max.	Unit		
Supply Volt	Supply Voltage								
V_{suvp}	12	12 V _s Turn On Threshold 9.5		9.5	10.2	10.9	V		
V _{suvn}		V _s Turn Off Threshold		7.3	8	8.7	V		
V _{suvh}		Supply Voltage Under Voltage Hysteresys			2.2		V		
V _{cl}		Supply Voltage Clamping		14.6	15.6	16.6	V		
I _{su}		Start Up Current	V _S < V _{suvn}			250	μΑ		
Iq		Quiescent Current, fout = 60kHz, no load.	Vs > V _{sup v}		2		mA		
High voltag	e Secti	on							
I _{bootleak}	16	BOOT pin leakage current	$V_{BOOT} = 580V$			5	μΑ		
I _{outleak}	14	OUT pin Leakage Current	V _{OUT} = 562V			5	μΑ		
High/Low S	ide Dri	vers							
I _{hvgso}	15	High Side Driver Source Current	V_{HVG} - $V_{OUT} = 0$	170	250		mA		
I _{hvgsi}	15	High Side Driver Sink Current	V_{HVG} - $V_{BOOT} = 0$	300	450		mA		
I _{hvgso}	11	Low Side Drive Source Current	VLVG-GND = 0	170	250		mA		
I _{Ivgsi}	11	Low Side Drive Source Current	V_{LVG} - $V_S = 0$	300	450		mA		
t _{rise}	15,	Low/High Side Output Rise Time	C _{load} = 1nF		80	120	ns		
t _{fall}	11	Low/High Side Output Fall Time	C _{load} = 1nF		50	80	ns		



ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Pin	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Oscillator							
D _C	14	Output Duty Cycle		48	50	52	%
f _{ing}		Minimum Output Oscillation Frequency	$C_F = 470pF;$ $R_{ing} = 50k\Omega$	58.2	60	61.8	kHz
f _{pre}		Maximum Output Oscillation Frequency	$C_F = 470pF; \\ R_{ing} = 50k\Omega; \\ R_{pre} = 47k\Omega$	114	120	126	kHz
V _{ref}	2,4	Voltage to current converters threshold			2		V
t _d	14	Dead Time between Low and High Side Conduction		0.8	1.25	1.7	μ\$
Timing Sec	tion						
k _{pre}	1	Pre Heat Timing constant	$C_{pre} = 330nF$	1.15	1.5	1.85	s/μF
k _{fs}		Frequency Shift Timing Constant	$C_{pre} = 330nF$	0.115	0.15	0.185	s/μF
V _{thpre}		Pre Heat Timing Comparator Threshold		3.3	3.5	3.7	V
Sense OP A	AMP						
l _{ib}	6,7	Input Bias current				0.1	μΑ
V_{io}		Input Offset Voltage		-10		10	mV
R _{out}	5	Ouput Resistance		200		300	Ω
I _{out +}		Sink Output Current	$V_{out} = 0.2V$	0.5			mA
I _{out} -		Source Output Current	$V_{out} = 4.5V$	0.5			mA
Vic	6,7	Common Mode Input Range		-0.2		3	V
GBW		Sense Op Amp Gain Band Width Product			1		MHz
Gdc		DC Open Loop Gain			80		dB
Comparato	rs						
V _{the}	8,9	Enabling Comparators Threshold		0.56	0.6	0.64	V
V_{hye}		Enabling Comparators Hysteresis		20		100	mV
t _{pulse}		Minimum Pulse lenght			200		ns

High/Low Side Driving Section:

High and low side driving sections provide the proper drive to the external power MOSFET. A high sink/source driving current (450/250 mA typical) ensures fast switching times when a size 4 external power MOSFET needs to be driven.

Bootstrap Section:

A patented integrated bootstrap section replaces an external bootstrap diode. This section together with a bootstrap capacitor provides the bootstrap voltage to drive the high side power MOSFET. This function is achieved using a high voltage DMOS driver which is driven synchronously with the low side external power MOSFET. For a safe operation, current flow into the Vboot pin is inhibited, even though ZVS operation may not be ensured.

Timing Section:

To set the proper preheat time (tpre=kpre*Cpre) for the bulb, a capacitor is connected to the Cpre pin which is charged with a fixed current. During tpre, the output is switching at fpre (see Oscillator Section). When the tpre expires, the Cpre capacitor is discharged and then recharged with a different current. This sets a second time interval tsh (0.1 times the selected preheat time tpre) during which frequency shifting from fpre to fing is performed to ensure lamp ignition.

Oscillator Section:

A voltage controlled oscillator, with the selected frequencies fpre and fing, drives the output half bridge. Independently selected, fpre is effective during tpre and fing is effective during normal lamp burning. When working open loop, fpre and

fing are the highest and lowest allowed oscillation frequencies.

Closed loop control of the lamp current under normal operation can be achieved with the L6574. This is accomplished by automatic adjustment of the oscillator frequency. The OP AMP output is fed through a resistor diode network to the Ring pin. See AN 993.

OP AMP Section:

The integrated OP AMP offers low output impedance, wide bandwidth, high input impedance and wide common mode range. It can be readily used to implement closed loop control (see Oscillator Section) of the lamp current.


EN1, **EN2** Comparators:

Two CMOS comparators, with thresholds set at 0.6 V (typical) are available to implement protection methods (such as overvoltage, lamp removal, etc.). Short pulses (>200nsec) at the comparator inputs are recognized.

The EN1 input (active high) forces the L6574 in the shut down state (e.g. LVG low, HVG low, oscillator stopped) in the event of an undervoltage condition. Normal operating condition is resumed after a power-off power-on sequence or when EN2 input is high.

The EN2 input (active high) also restarts a preheat sequence (see timing diagrams).

TIMING DIAGRAMS



TIMING DIAGRAMS




Figure 1. fing vs. Ring.




Figure 2. Δf vs. R_{PRE}, with R_{ING} = 33k Ω




Figure 3. Δf vs. R_{PRE}, with R_{ING} = 50k Ω




Figure 4. Δf vs. R_{PRE}, with R_{ING} = 100k Ω




Figure 5. f_{ING} vs. temperature.






Figure 6. f_{PRE} vs. temperature.




DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.069
a1	0.1		0.25	0.004		0.009
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1			45° ((typ.)		
D (1)	9.8		10	0.386		0.394
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		8.89			0.350	
F (1)	3.8		4	0.150		0.157
G	4.6		5.3	0.181		0.209
L	0.4		1.27	0.016		0.050
М			0.62			0.024
S	8°(max.)					

OUTLINE AND MECHANICAL DATA





 $(1) \ D \ and \ F \ do \ not \ include \ mold \ flash \ or \ protrusions. \ Mold \ flash \ or \ potrusions \ shall \ not \ exceed \ 0.15 mm \ (.006 nch).$



DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
Е		8.5			0.335	
е		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050

OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

 $\ensuremath{\texttt{©}}$ 2000 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

