

# ST6215C/ST6225C

# 8-BIT MCUs WITH A/D CONVERTER, TWO TIMERS, OSCILLATOR SAFEGUARD & SAFE RESET

### Memories

- 2K or 4K bytes Program memory (OTP, EPROM, FASTROM or ROM) with read-out protection
- 64 bytes RAM

### ■ Clock, Reset and Supply Management

- Enhanced reset system
- Low Voltage Detector (LVD) for Safe Reset
- Clock sources: crystal/ceramic resonator or RC network, external clock, backup oscillator (LFAO)
- Oscillator Safeguard (OSG)
- 2 Power Saving Modes: Wait and Stop

### ■ Interrupt Management

- 4 interrupt vectors plus NMI and RESET
- 20 external interrupt lines (on 2 vectors)

### ■ 20 I/O Ports

- 20 multifunctional bidirectional I/O lines
- 16 alternate function lines
- 4 high sink outputs (20mA)

### ■ 2 Timers

- Configurable watchdog timer
- 8-bit timer/counter with a 7-bit prescaler

### ■ 1 Analog peripheral

- 8-bit ADC with 16 input channels

### ■ Instruction Set

- 8-bit data manipulation
- 40 basic instructions
- 9 addressing modes
- Bit manipulation

### **■** Development Tools

- Full hardware/software development package

# PDIP28 S028 SS0P28 CDIP28W (See Section 12.5 for Ordering Information)

### **Device Summary**

Features	ST62T15C(OTP) ST6215C(ROM) ST62P15C(FASTROM)	ST6215C(ROM) ST6225C(ROM)				
Program memory - bytes	2K 4K					
RAM - bytes		64				
Operating Supply		3.0V to 6V				
Clock Frequency		8MHz Max				
Operating Temperature	-40°C to +125°C					
Packages	PDIP28 / SO28 / SSOP28 CDIP28W					

Rev. 3.0

June 2000 1/105

# **Table of Contents**

1 INT	RODUCTION	. 6
2 PIN	DESCRIPTION	. 7
3 MEI	MORY MAPS, PROGRAMMING MODES AND OPTION BYTES	. 9
3.1		
	3.1.1 Introduction	
	3.1.2 Program Space	
	3.1.3 Readout Protection	
	3.1.5 Stack Space	
	3.1.6 Data ROM Window mechanism	13
3.2		
	3.2.1 Program Memory	
3.3	3.2.2 EPROM Erasing	
	NTRAL PROCESSING UNIT	
4 CET		
4.2		
4.3		
	DCKS, SUPPLY AND RESET	
5.1	•	
0.	5.1.1 Main Oscillator	
	5.1.2 Oscillator Safeguard (OSG)	
	5.1.3 Low Frequency Auxiliary Oscillator (LFAO)	
5.2	5.1.4 Register Description	
5.2 5.3	·	
5.3	5.3.1 Introduction	
	5.3.2 RESET sequence	
	5.3.3 RESET Pin	
	5.3.4 Watchdog Reset	
	5.3.5 LVD Reset	
	ERRUPTS	
6.1 6.2		
6.3		
6.4		
6.5		
0.0	6.5.1 Notes on using External Interrupts	
6.6	· · · · · · · · · · · · · · · · · · ·	
6.7	6.6.1 Interrupt Response Time	30 31

# Table of Contents

7 POW	/ER SAVING MODES	32
7.1	INTRODUCTION	32
7.2	WAIT MODE	
7.3	STOP MODE	
7.4	NOTES RELATED TO WAIT AND STOP MODES	
7.4		
	7.4.1 Exit from Wait and Stop Modes	
0 I/O D	ORTS	
8.1 8.1	INTRODUCTION	
0		
8.2	FUNCTIONAL DESCRIPTION	
	8.2.1 Digital input modes	
	8.2.2 Analog inputs	
	8.2.3 Output modes	
	8.2.5 Instructions NOT to be used to access Port Data registers (SET, RES, INC and DE	
	8.2.6 Recommendations	,
8.3	LOW POWER MODES	39
8.4	INTERRUPTS	39
8.5	REGISTER DESCRIPTION	
0.01.0		
	CHIP PERIPHERALS	
9.1	WATCHDOG TIMER (WDG)	
	9.1.1 Introduction	
	9.1.2 Main Features	
	9.1.3 Functional Description	
	9.1.5 Low Power Modes	
	9.1.6 Interrupts	
	9.1.7 Register Description	
9.2	·	
	9.2.1 Introduction	46
	9.2.2 Main Features	46
	9.2.3 Counter/Prescaler Description	
	9.2.4 Functional Description	
	9.2.5 Low Power Modes	
	9.2.6 Interrupts	
9.3	9.2.7 Register Description	
9.3		
	9.3.1 Introduction	
	9.3.2 Main Features	
	9.3.4 Recommendations	
	9.3.5 Low power modes	
	9.3.6 Interrupts	
	9.3.7 Register description	

# ——— Table of Contents ——

10	INST	RUCTION SET	
	10.1	ST6 ARCHITECTURE	56
	10.2	ADDRESSING MODES	56
	10.3	INSTRUCTION SET	57
11	ELEC	CTRICAL CHARACTERISTICS	62
	11.1	PARAMETER CONDITIONS	62
		11.1.1Minimum and Maximum values	62
		11.1.2Typical values	
		11.1.3Typical curves	
		11.1.4Loading capacitor	
	11.2	ABSOLUTE MAXIMUM RATINGS	63
		11.2.1Voltage Characteristics	
		11.2.2Current Characteristics	
		11.2.3Thermal Characteristics	63
		OPERATING CONDITIONS	
		11.3.1General Operating Conditions	
		11.3.2Operating Conditions with Low Voltage Detector (LVD)	
		11.4.1RUN Modes	
		11.4.2WAIT Modes	
		11.4.3STOP Mode	
		11.4.4Supply and Clock System	
		11.4.5On-Chip Peripherals	
		CLOCK AND TIMING CHARACTERISTICS	
		11.5.1General Timings	
		11.5.2External Clock Source	
		11.5.4RC Oscillator	
		11.5.5Oscillator Safeguard (OSG) and Low Frequency Auxiliary Oscillator (LFAO)	
	11.6	MEMORY CHARACTERISTICS	76
		11.6.1RAM and Hardware Registers	
		11.6.2EPROM Program Memory	
		EMC CHARACTERISTICS	
		11.7.1Functional EMS	
		11.7.3ESD Pin Protection Strategy	
		I/O PORT PIN CHARACTERISTICS	
		11.8.1General Characteristics	81
		11.8.2Output Driving Current	82
		CONTROL PIN CHARACTERISTICS	
		11.9.1Asynchronous RESET Pin	
		11.9.2NMI Pin	
		TIMER PERIPHERAL CHARACTERISTICS	
		11.10.1Watchdog Timer	87 87
		1.1.10.7050n 100 <b>5</b> 1	()/

# Table of Contents —

11.11 8-BIT ADC CHARACTERISTICS	88
12 GENERAL INFORMATION	
12.1 PACKAGE MECHANICAL DATA	90
12.2 THERMAL CHARACTERISTICS	92
12.3 SOLDERING AND GLUEABILITY INFORMATION	. 93
12.4 PACKAGE/SOCKET FOOTPRINT PROPOSAL	94
12.5 ORDERING INFORMATION	
12.6 TRANSFER OF CUSTOMER CODE	
12.6.1FASTROM version	96
12.6.2ROM VERSION	
13 DEVELOPMENT TOOLS	100
14 ST6 APPLICATION NOTES	
15 SUMMARY OF CHANGES	104
16 TO GET MORE INFORMATION	104

### 1 INTRODUCTION

The ST6215C, 25C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a common core is surrounded by a number of on-chip peripherals.

The ST62E25C is the erasable EPROM version of the ST62T15C, T25C devices, which may be used during the development phase for the ST62T15C, T25C target devices, as well as the respective ST6215C, 25C ROM devices.

OTP and EPROM devices are functionally identical. OTP devices offer all the advantages of user programmability at low cost, which make them the ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

The ROM based versions offer the same functionality, selecting the options defined in the program-

mable option bytes of the OTP/EPROM versions in the ROM option list (See Section 12.6 on page 96).


The ST62P15C/P25C are the **F**actory **A**dvanced **S**ervice **T**echnique ROM (FASTROM) versions of ST62T15C,T25C OTP devices.

They offer the same functionality as OTP devices, but they do not have to be programmed by the customer (See Section 12 on page 90).

These compact low-cost devices feature a Timer comprising an 8-bit counter with a 7-bit programmable prescaler, an 8-bit A/D Converter with 16 analog inputs and a Digital Watchdog timer, making them well suited for a wide range of automotive, appliance and industrial applications.


For easy reference, all parametric data are located in Section 11 on page 62.

Figure 1. Block Diagram



### **2 PIN DESCRIPTION**

Figure 2. 28-Pin Package Pinout



**Table 1. Device Pin Description** 

Pin n°	Pin Name	Туре	Main Function (after Reset)	Alternate Function		
1	V <sub>DD</sub>	S	Main power supply			
2	TIMER	I/O	Timer input or output			
3	OSCin	I	External clock input or resonator oscillator inverter inp	out		
4	OSCout	0	Resonator oscillator inverter output or resistor input for	or RC oscillator		
5	NMI	ı	Non maskable interrupt (falling edge sensitive)			
6	PC7/Ain	I/O	Pin C7 (IPU)	Analog input		
7	PC6/Ain	I/O	Pin C6 (IPU)	Analog input		
8	PC5/Ain	I/O	Pin C5 (IPU)	Analog input		
9	PC4/Ain	I/O	Pin C4 (IPU)	Analog input		
10	V <sub>PP</sub> /TEST		Must be held at Vss for normal operation, if a 12.5V led			
11	RESET	I/O	Top priority non maskable interrupt (active low)			
12	PB7/Ain	I/O	Pin B7 (IPU) Analog input			
13	PB6/Ain	I/O	Pin B6 (IPU)	Analog input		

Pin n°	Pin Name	Туре	Main Function (after Reset)	Alternate Function			
14	PB5/Ain	I/O	Pin B5 (IPU)	Analog input			
15	PB4/Ain	I/O	Pin B4 (IPU)	Analog input			
16	PB3/Ain	I/O	Pin B3 (IPU)	Analog input			
17	PB2/Ain	I/O	Pin B2 (IPU)	Analog input			
18	PB1/Ain	I/O	Pin B1 (IPU)	Analog input			
19	PB0/Ain	I/O	Pin B0 (IPU)	Analog input			
20	PA7/Ain	I/O	Pin A7 (IPU)	Analog input			
21	PA6/Ain	I/O	Pin A6 (IPU)	Analog input			
22	PA5/Ain	I/O	Pin A5 (IPU)	Analog input			
23	PA4/Ain	I/O	Pin A4 (IPU)	Analog input			
24	PA3/ 20mA Sink	I/O	Pin A3 (IPU)				
25	PA2/ 20mA Sink	I/O	Pin A2 (IPU)				
26	PA1/ 20mA Sink	I/O	Pin A1 (IPU)				
27	PA0/ 20mA Sink	I/O	Pin A0 (IPU)				
28	V <sub>SS</sub>	S	Ground				

### **Legend / Abbreviations for Table 1:**

I = input, O = output, S = supply, IPU = input pull-up

The input with pull-up configuration (reset state) is valid as long as the user software does not change it. Refer to Section 8 "I/O PORTS" on page 37 for more details on the software configuration of the I/O ports.

### 3 MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES

### 3.1 MEMORY AND REGISTER MAPS

### 3.1.1 Introduction

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

Briefly, Program space contains user program code in OTP and user vectors; Data space contains user data in RAM and in OTP, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.

Figure 3. Memory Addressing Diagram





Figure 4. Program Memory Map



10/105

### 3.1.2 Program Space

Program Space comprises the instructions to be executed, the data required for immediate addressing mode instructions, the reserved factory test area and the user vectors. Program Space is addressed via the 12-bit Program Counter register (PC register). Thus, the MCU is capable of addressing 4K bytes of memory directly.

### 3.1.3 Readout Protection

The Program Memory in OTP or EPROM devices can be protected against external readout of memory by setting the Readout Protection bit in the option byte (Section 3.3 on page 16).

In the EPROM parts, Readout Protection option can be desactivated only by U.V. erasure that also results in the whole EPROM context being erased.

**Note:** Once the Readout Protection is activated, it is no longer possible, even for STMicroelectronics, to gain access to the OTP contents. Returned parts can therefore not be accepted if the Readout Protection bit is set.

### 3.1.4 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in OTP/EPROM.

### 3.1.4.1 Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.

The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in OTP/EPROM.

### 3.1.4.2 Data RAM

The data space includes the user RAM area, the accumulator (A), the indirect registers (X), (Y), the short direct registers (V), (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window register (DRWR register).

### 3.1.5 Stack Space

Stack space consists of six 12-bit registers which are used to stack subroutine and interrupt return addresses, as well as the current program counter contents.

**Table 2. Hardware Register Map** 

Address	Block	Register Label	Register Name	Reset Status	Remarks		
080h to 083h	CPU	X,Y,V,W	X,Y index registers V,W short direct registers	xxh	R/W		
0C0h 0C1h 0C2h	I/O Ports	DRA 1) 2) 3) DRB 1) 2) 3) DRC 1) 2) 3)	Port A Data Register Port B Data Register Port C Data Register	00h 00h 00h	R/W R/W R/W		
0C3h		•	Reserved (1 Byte)	•	•		
0C4h 0C5h 0C6h	I/O Ports	DDRA <sup>2)</sup> DDRB <sup>2)</sup> DDRC <sup>2)</sup>	Port A Direction Register Port B Direction Register Port C Direction Register	00h 00h 00h	R/W R/W R/W		
0C7h		•	Reserved (1 Byte)	'	•		
0C8h		IOR	Interrupt Option Register	xxh	Write-only		
0C9h		DRWR	Data ROM Window register	xxh	Write-only		
0CAh 0CBh	Reserved (2 Bytes)						
0CCh 0CDh 0CEh	I/O Ports	ORA <sup>2)</sup> ORB <sup>2)</sup> ORC <sup>2)</sup>	Port A Option Register Port B Option Register Port C Option Register	00h 00h 00h	R/W R/W R/W		
0CFh			Reserved (1 byte)				
0D0h 0D1h	ADC	ADR ADCR	A/D Converter Data Register A/D Converter Control Register	xxh 40h	Read-only Ro/Wo		
0D2h 0D3h 0D4h	Timer1	PSCR TCR TSCR	Timer 1 Prescaler Register Timer 1 Counter Register Timer 1 Status Control Register	7Fh 0FFh 00h	R/W R/W R/W		
0D5h to 0D7h	Reserved (3 Bytes)						
0D8h	Watchdog Timer	WDGR	Watchdog Register	0FEh	R/W		
0D9h to 0FEh			Reserved (38 Bytes)		•		
0FF	CPU	А	Accumulator	xxh	R/W		

### Legend:

x = undefined, R/W = Read/Write, Ro = Read-only Bit(s) in the register, Wo = Write-only Bit(s) in the register.

### Notes:

- 1. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.
- 2. The bits associated with unavailable pins must always be kept at their reset value.
- 3. Do not use single-bit instructions (SET, RES...) on Port Data Registers if any pin of the port is configured in input mode (refer to Section 8 "I/O PORTS" on page 37 for more details).

12/105

### 3.1.6 Data ROM Window mechanism

The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 0FFFh.


There are 64 blocks of 64 bytes in a 4K device:

- Block 0 is related to the address range 0000h to 003Fh.
- Block 1 is related to the address range 0040h to 007Fh.

and so on...

All the program memory can therefore be used to store either instructions or read-only data. The Data ROM window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data ROM Window Register (DRWR).

Figure 5. Data ROM Window



### 3.1.6.1 Data ROM Window Register (DRWR)

The DRWR can be addressed like any RAM location in the Data Space.

This register is used to select the 64-byte block of program memory to be read in the Data ROM window (from address 40h to address 7Fh in Data space). The DRWR register is not cleared on reset, therefore it must be written to before accessing the Data read-only memory window area for the first time.

Address: 0C9h — Write Only Reset Value = xxh (undefined)



Bits 6, 7 = Not used.

Bit 5:0 = **DRWR[5:0]** Data read-only memory Window Register Bits. These are the Data read-only memory Window bits that correspond to the upper bits of the data read-only memory space.

**Caution:** This register is undefined on reset, it is write-only, therefore do not read it nor access it using single-bit instructions (SET, RES...).

### 3.1.6.2 Data ROM Window memory addressing

In cases where some data (look-up tables for example) are stored in program memory, reading these data requires the use of the Data ROM window mechanism. To do this:

- 1. The DRWR register has to be loaded with the 64-byte block number where the data are located (in program memory). This number also gives the start address of the block.
- 2. Then, the offset address of the byte in the Data ROM Window (corresponding to the offset in the 64-byte block in program memory) has to be loaded in a register (A, X,...).

When the above two steps are completed, the data can be read.

To understand how to determine the DRWR and the content of the register, please refer to the example shown in Figure 6. In any case the calcula-


64-byte window start address: 10h x 3Fh = 400h

tion is automatically handled by the ST6 development tools.

Please refer to the user manual of the correspoding tool.

### 3.1.6.3 Recommendations

Care is required when handling the DRWR register as it is write only. For this reason, the DRWR contents should not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DRWR during the interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to the DRWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DRWR is not affected.



Register (A, X,...)content: Offset = (421h - 400h) + 40h ( Data ROM Window start address in data space) = 61h

### 3.2 PROGRAMMING MODES

### 3.2.1 Program Memory

EPROM/OTP programming mode is set by a +12.5V voltage applied to the TEST/V<sub>PP</sub> pin. The programming flow of the ST62T15C,T25C/E25C is described in the User Manual of the EPROM Programming Board.

Table 3. ST6215C Program Memory Map

Device Address	Description
0000h-087Fh	Reserved
0880h-0F9Fh	User ROM
0FA0h-0FEFh	Reserved
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved
0FFCh-0FFDh	NMI Interrupt Vector
0FFEh-0FFFh	Reset Vector

Table 4. ST6225C Program Memory Map

Device Address	Description
0000h-007Fh	Reserved
0080h-0F9Fh	User ROM
0FA0h-0FEFh	Reserved
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved
0FFCh-0FFDh	NMI Interrupt Vector
0FFEh-0FFFh	Reset Vector

**Note**: OTP/EPROM devices can be programmed with the development tools available from STMicroelectronics (please refer to Section 13 on page 100).

### 3.2.2 EPROM Erasing

The EPROM devices can be erased by exposure to Ultra Violet light. The characteristics of the MCU are such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å. It should be noted that sunlight and some types of fluorescent lamps have wavelengths in the range 3000-4000Å.

It is thus recommended that the window of the MCU packages be covered by an opaque label to prevent unintentional erasure problems when testing the application in such an environment.

The recommended erasure procedure is exposure to short wave ultraviolet light which have a wavelength 2537Å. The integrated dose (i.e. U.V. intensity x exposure time) for erasure should be a minimum of 30W-sec/cm². The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with 12000µW/cm² power rating. The EPROM device should be placed within 2.5cm (1inch) of the lamp tubes during erasure.

### 3.3 OPTION BYTES

Each device is available for production in user programmable versions (OTP) as well as in factory coded versions (ROM). OTP devices are shipped to customers with a default content (00h), while ROM factory coded parts contain the code supplied by the customer. This implies that OTP devices have to be configured by the customer using the Option Bytes while the ROM devices are factory-configured.

The two option bytes allow the hardware configuration of the microcontroller to be selected.

The option bytes have no address in the memory map and can be accessed only in programming mode (for example using a standard ST6 programming tool).

In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see Section 12.6.2 "ROM VERSION" on page 98).

The option bytes can be only programmed once. It is not possible to change the selected options after they have been programmed.

### **MSB OPTION BYTE**

Bit 15:10 = Reserved, must be always cleared.

Bit 9 = **EXTCNTL** External STOP MODE control. 0: EXTCNTL mode not available. STOP mode is not available with the watchdog active.

 EXTCNTL mode available. STOP mode is available with the watchdog active by setting NMI pin to one.

Bit 8 = **LVD** Low Voltage Detector on/off. This option bit enable or disable the Low Voltage Detector (LVD) feature.

0: Low Voltage Detector disabled1: Low Voltage Detector enabled.

### **LSB OPTION BYTE**

Bit 7 = **PROTECT** Readout Protection.

This option bit enables or disables external access to the internal program memory.

0: Program memory not read-out protected

1: Program memory read-out protected

Bit 6 = **OSC** Oscillator selection.

This option bit selects the main oscillator type.

0: Quartz crystal, ceramic resonator or external clock

1: RC network

Bit 5:4 = Reserved, must be always cleared.

### Bit 3 = **NMI PULL** *NMI Pull-Up* on/off.

This option bit enables or disables the internal pullup on the NMI pin.

0: Pull-up disabled

1: Pull-up enabled

### Bit 2 = TIM PULL TIMER Pull-Up on/off.

This option bit enables or disables the internal pullup on the TIMER pin.

0: Pull-up disabled

1: Pull-up enabled

Bit 1 = **WDACT** *Hardware or software watchdog.* This option bit selects the watchdog type.

0: Software (watchdog to be enabled by software)

1: Hardware (watchdog always enabled)

### Bit 0 = **OSGEN** Oscillator Safeguard on/off.

This option bit enables or disables the oscillator Safeguard (OSG) feature.

0: Oscillator Safeguard disabled

1: Oscillator Safeguard enabled

			MS	в орт	ION B	/TE			LSB OPTION BYTE							
	15	15						8	7							0
			Rese	erved			EXT CTL	LVD	PRO- TECT	osc	Res.	Res.	NMI PULL	TIM PULL	WD ACT	OSG EN
Default Value	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

### **4 CENTRAL PROCESSING UNIT**

### 4.1 INTRODUCTION

The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought of as an independent central processor communicating with on-chip I/O, Memory and Peripherals via internal address, data, and control buses.

### **4.2 MAIN FEATURES**

- 40 basic instructions
- 9 main addressing modes
- Two 8-bit index registers
- Two 8-bit short direct registers
- Low power modes
- Maskable hardware interrupts
- 6-level hardware stack

### **4.3 CPU REGISTERS**

The ST6 Family CPU core features six registers and three pairs of flags available to the programmer. These are described in the following paragraphs.

**Accumulator (A)**. The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipula-

tions. The accumulator can be addressed in Data Space as a RAM location at address FFh. Thus the ST6 can manipulate the accumulator just like any other register in Data Space.


Index Registers (X, Y). These two registers are used in Indirect addressing mode as pointers to memory locations in Data Space. They can also be accessed in Direct, Short Direct, or Bit Direct addressing modes. They are mapped in Data Space at addresses 80h (X) and 81h (Y) and can be accessed like any other memory location.

Short Direct Registers (V, W). These two registers are used in Short Direct addressing mode. This means that the data stored in V or W can be accessed with a one-byte instruction (four CPU cycles). V and W can also be accessed using Direct and Bit Direct addressing modes. They are mapped in Data Space at addresses 82h (V) and 83h (W) and can be accessed like any other memory location.

**Note**: The X and Y registers can also be used as Short Direct registers in the same way as V and W.

**Program Counter (PC)**. The program counter is a 12-bit register which contains the address of the next instruction to be executed by the core. This ROM location may be an opcode, an operand, or the address of an operand.

Figure 7. CPU Registers



### CPU REGISTERS (Cont'd)

The 12-bit length allows the direct addressing of 4096 bytes in Program Space.

However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program ROM Page register.

The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

JP (Jump) instruction
 CALL instruction
 Relative Branch InstructionPC = PC +/- offset
 Interrupt
 Reset
 RET & RETI instruction
 PC = Jump address
 PC = Call address
 PC = PC +/- offset
 PC = Interrupt vector
 PC = Reset vector
 PC = Pop (stack)
 Normal instruction
 PC = PC + 1

Flags (C, Z). The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode (CI, ZI), and a third pair is used in the Non Maskable Interrupt mode (CNMI, ZN-MI).

The ST6 CPU uses the pair of flags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrupt) is generated, the ST6 CPU uses the Interrupt flags (or the NMI flags) instead of the Normal flags. When the RETI instruction is executed, the previously used set of flags is restored. It should be noted that each flag set can only be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status.

### C: Carry flag.

This bit is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.

0: No carry has occured1: A carry has occured

### Z: Zero flag


This flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.

- 0: The result of the last operation is different from zero
- 1: The result of the last operation is zero

Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instruction occurs. As NMI mode is automatically selected after the reset of the MCU, the ST6 core uses the NMI flags first.

**Stack.** The ST6 CPU includes a true LIFO (Last In First Out) hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next level down, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RETI instructions), the first level register is shifted back into the PC and the value of each level is popped back into the previous level.

Figure 8. Stack manipulation



Since the accumulator, in common with all other data space registers, is not stored in this stack, management of these registers should be performed within the subroutine.

**Caution:** The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost.

It will also remain in its highest position if the stack is empty and a RET or RETI is executed. In this case the next instruction will be executed.

### 5 CLOCKS, SUPPLY AND RESET

### **5.1 CLOCK SYSTEM**

The main oscillator of the MCU can be driven by any of these clock sources:

- external clock signal
- external AT-cut parallel-resonant crystal
- external ceramic resonator
- external RC network (R<sub>NFT</sub>).

In addition, an on-chip Low Frequency Auxiliary Oscillator (LFAO) is available as a back-up clock system or to reduce power consumption.

An optional Oscillator Safeguard (OSG) filters spikes from the oscillator lines, and switches to the LFAO backup oscillator in the event of main oscillator failure. It also automatically limits the internal clock frequency ( $f_{INT}$ ) as a function of  $V_{DD}$ , in order to guarantee correct operation. These functions are illustrated in Figure 10, and Figure 11.

Table 5 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input, an external resistor (R<sub>NET</sub>), or the lowest cost solution using only the LEAO


For more details on configuring the clock options, refer to the Option Bytes section of this document.

The internal MCU clock frequency (f<sub>INT</sub>) is divided by 12 to drive the Timer, the Watchdog timer and the A/D converter (if available), and by 13 to drive the CPU core, as shown in Figure 9.

With an 8 MHz oscillator, the fastest CPU cycle is therefore  $1.625\mu s$ .

A CPU cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five CPU cycles for execution.

Figure 9. Clock Circuit Block Diagram



### **CLOCK SYSTEM** (Cont'd)

### 5.1.1 Main Oscillator


The oscillator configuration is specified by selecting the appropriate option in the option bytes (refer to the Option Bytes section of this document). When the CRYSTAL/RESONATOR option is selected, it must be used with a quartz crystal, a ceramic resonator or an external signal provided on the OSCin pin. When the RC NETWORK option is selected, the system clock is generated by an external resistor (the capacitor is implemented internally).

The main oscillator can be turned off (when the OSG ENABLED option is selected) by setting the OSCOFF bit of the ADC Control Register (not available on some devices). This will automatically start the Low Frequency Auxiliary Oscillator (LFAO).

The main oscillator can be turned off by resetting the OSCOFF bit of the A/D Converter Control Register or by resetting the MCU. When the main oscillator starts there is a delay made up of the oscillator start-up delay period plus the duration of the software instruction at a clock frequency  $f_{LFAO}$ .

Caution: It should be noted that when the RC network option is selected, the accuracy of the frequency is about 20% so it may not be suitable for some applications (For more details, please refer to the Electrical Characteristics Section).

**Table 5. Oscillator Configurations** 



### Notes:

- 1. To select the options shown in column 1 of the above table, refer to the Option Byte section.
- This schematic are given for guidance only and are subject to the schematics given by the crystal or ceramic resonator manufacturer.
- For more details, please refer to the Electrical Characteristics Section.

### **CLOCK SYSTEM** (Cont'd)

### 5.1.2 Oscillator Safeguard (OSG)

The Oscillator Safeguard (OSG) feature is a means of dramatically improving the operational integrity of the MCU. It is available when the OSG ENABLED option is selected in the option byte (refer to the Option Bytes section of this document).

The OSG acts as a filter whose cross-over frequency is device dependent and provides three basic functions:

- Filtering spikes on the oscillator lines which would result in driving the CPU at excessive frequencies
- Management of the Low Frequency Auxiliary Oscillator (LFAO), (useable as low cost internal clock source, backup clock in case of main oscillator failure or for low power consumption)
- Automatically limiting the f<sub>INT</sub> clock frequency as a function of supply voltage, to ensure correct operation even if the power supply drops.

### 5.1.2.1 Spike Filtering

Spikes on the oscillator lines result in an effectively increased internal clock frequency. In the absence of an OSG circuit, this may lead to an over frequency for a given power supply voltage. The OSG filters out such spikes (as illustrated in Figure 10). In all cases, when the OSG is active, the max-

imum internal clock frequency,  $f_{\rm INT}$ , is limited to  $f_{\rm OSG}$ , which is supply voltage dependent.

# 5.1.2.2 Management of Supply Voltage Variations

Over-frequency, at a given power supply level, is seen by the OSG as spikes; it therefore filters out some cycles in order that the internal clock frequency of the device is kept within the range the particular device can stand (depending on  $V_{DD}$ ), and below  $f_{OSG}$ : the maximum authorised frequency with OSG enabled.

### 5.1.2.3 LFAO Management

When the OSG is enabled, the Low Frequency Auxiliary Oscillator can be used (see Section 5.1.3).

**Note:** The OSG should be used wherever possible as it provides maximum security for the application. It should be noted however, that it can increase power consumption and reduce the maximum operating frequency to  $f_{OSG}$  (see Electrical Characteristics section).

**Caution:** Care has to be taken when using the OSG, as the internal frequency is defined between a minimum and a maximum value and may vary depending on both  $V_{DD}$  and temperature. For precise timing measurements, it is not recommended to use the OSG.







Figure 11. LFAO Oscillator Function



### **CLOCK SYSTEM** (Cont'd)

# 5.1.3 Low Frequency Auxiliary Oscillator (LFAO)

The Low Frequency Auxiliary Oscillator has three main purposes. Firstly, it can be used to reduce power consumption in non timing critical routines. Secondly, it offers a fully integrated system clock, without any external components. Lastly, it acts as a backup oscillator in case of main oscillator failure.

This oscillator is available when the OSG ENA-BLED option is selected in the option byte (refer to the Option Bytes section of this document). In this case, it automatically starts one of its periods after the first missing edge of the main oscillator, whatever the reason for the failure (main oscillator defective, no clock circuitry provided, main oscillator switched off...). See Figure 11.

User code, normal interrupts, WAIT and STOP instructions, are processed as normal, at the reduced  $f_{LFAO}$  frequency. The A/D converter accuracy is decreased, since the internal frequency is below 1.2 MHz.

At power on, until the main oscillator starts, the 2048 clock cycle counter is driven by the LFAO. If the main oscillator starts before the 2048 cycle delay has elapsed, it takes over.

The Low Frequency Auxiliary Oscillator is automatically switched off as soon as the main oscillator starts.

### 5.1.4 Register Description

### ADC CONTROL REGISTER (ADCR)

Address: 0D1h — Read/Write Reset value: 0100 0000 (40h)

7							0
ADCR	ADCR	ADCR	ADCR	ADCR	OSC	ADCR	ADCR
7	6	5	4	3	OFF	1	0

Bit 7:3, 1:0 = **ADCR[7:3]**, **ADCR[1:0]** *ADC Control Register*.

These bits are used to control the A/D converter (if available on the device) otherwise they are not used.

Bit 2 = OSCOFF Main Oscillator Off.

0: Main oscillator enabled

1: Main oscillator disabled

**Note:** The OSG must be enabled using the OS-GEN option in the Option Byte, otherwise the OS-COFF setting has no effect.

### 5.2 LOW VOLTAGE DETECTOR (LVD)

The on-chip Low Voltage Detector is enabled by setting a bit in the option bytes (refer to the Option Bytes section of this document).

The LVD allows the device to be used with<u>out any</u> external RESET circuitry. In this case, the RESET pin should be left unconnected.

If the LVD is not used, an external circuit is mandatory to ensure correct Power On Reset operation, see figure in the Reset section. For more details, please refer to the application note AN669.

The LVD generates a static Reset when the supply voltage is below a reference value. This means that it secures the power-up as well as the power-down keeping the ST6 in reset.

The  $V_{\text{IT}}$  reference value for a voltage drop is lower than the  $V_{\text{IT}+}$  reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when  $V_{DD}$  is below:

- $V_{\text{IT+}}$  when  $V_{DD}$  is rising
- V<sub>IT-</sub> when V<sub>DD</sub> is falling

The LVD function is illustrated in Figure 12.

If the LVD is enabled, the MCU can be in only one of two states:

- Over the input threshold voltage, it is running under full software control
- Below the input threshold voltage, it is in static safe reset

In these conditions, secure operation is guaranteed without the need for external reset hardware.

During a Low Voltage Detector Reset, the  $\overline{\text{RESET}}$  pin is held low, thus permitting the MCU to reset other devices.




Figure 12. Low Voltage Detector Reset

### **5.3 RESET**

### 5.3.1 Introduction

The MCU can be reset in three ways:

- A low pulse input on the RESET pin
- Internal Watchdog reset
- Internal Low Voltage Detector (LVD) reset

### 5.3.2 RESET sequence

The basic RESET sequence consists of 3 main phases:

- Internal (watchdog or LVD) or external Reset event
- A delay of 2048 clock (f<sub>INT</sub>) cycles
- RESET vector fetch

The 2048 clock cycle delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state.

The RESET vector fetch phase duration is 2 clock cycles.


When a reset occurs:

- The stack is cleared
- The PC is loaded with the address of the Reset vector. It is located in program ROM starting at address 0FFEh.

A jump to the beginning of the user program must be coded at this address.

 The interrupt flag is automatically set, so that the CPU is in Non Maskable Interrupt mode. This prevents the initialization routine from being interrupted. The initialization routine should therefore be terminated by a RETI instruction, in order to go back to normal mode.

Figure 13. RESET Sequence



### RESET (Cont'd)

### 5.3.3 RESET Pin


The  $\overline{\text{RESET}}$  pin may be connected to a device on the application board in order to reset the MCU if required. The  $\overline{\text{RESET}}$  pin may be pulled low in RUN, WAIT or STOP mode. This input can be used to reset the internal state of the MCU and ensure it starts-up correctly. The pin, which is connected to an internal pull-up, is active low and features a Schmitt trigger input. A delay (2048 clock cycles) added to the external signal ensures that even short pulses on the  $\overline{\text{RESET}}$  pin are accepted as valid, provided  $V_{DD}$  has completed its rising phase and that the oscillator is running correctly (normal RUN or WAIT modes). The MCU is kept in the Reset state as long as the  $\overline{\text{RESET}}$  pin is held low.

If the RESET pin is grounded while the MCU is in RUN or WAIT modes, processing of the user program is stopped (RUN mode only), the I/O ports are configured as inputs with pull-up resistors and the main oscillator is restarted. When the level on the RESET pin then goes high, the initialization sequence is executed at the end of the internal delay period.

If the RESET pin is grounded while the MCU is in STOP mode, the oscillator starts up and all the I/O ports are configured as inputs with pull-up resistors. When the RESET pin level then goes high, the initialization sequence is executed at the end of the internal delay period.

A simple external RESET circuitry is shown in Figure 15. For more details, please refer to the application note AN669.

Figure 14. Reset Block Diagram



### RESET (Cont'd)

### 5.3.4 Watchdog Reset

The MCU provides a Watchdog timer function in order to be able to recover from software hangups. If the Watchdog register is not refreshed before an end-of-count condition is reached, a Watchdog reset is generated.

After a Watchdog reset, the MCU restarts in the same way as if a Reset was generated by the RE-SET pin.

**Note:** When a watchdog reset occurs, the RESET pin is tied low for very short time period, to flag the reset phase. This time is not long enough to reset external circuits.

For more details refer to the Watchdog Timer chapter.

### 5.3.5 LVD Reset

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-On RESET
- Voltage Drop RESET

During an LVD reset, the  $\overline{RESET}$  pin is pulled low when  $V_{DD} < V_{IT+}$  (rising edge) or  $V_{DD} < V_{IT-}$  (falling edge).

For more details, refer to the LVD chapter.

<u>Caution</u>: Do not externally connect directly the RESET pin to  $V_{DD}$ , this may cause damage to the component in case of internal RESET (Watchdog or LVD).

Figure 15. Simple external Reset Circuitry





Figure 16. Reset Processing



26/105

### **6 INTERRUPTS**

The ST6 core may be interrupted by four maskable interrupt sources, in addition to a Non Maskable Interrupt (NMI) source. The interrupt processing flowchart is shown in Figure 18.


Maskable interrupts must be enabled by setting the GEN bit in the IOR register. However, even if they are disabled (GEN bit = 0), interrupt events are latched and may be processed as soon as the GEN bit is set.

Each source is associated with a specific Interrupt Vector, located in Program space (see Interrupt Mapping table). In the vector location, the user must write a Jump instruction to the associated interrupt service routine.

When an interrupt source generates an interrupt request, the PC register is loaded with the address of the interrupt vector, which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.

Interrupt are triggered by events either on external pins, or from the on-chip peripherals. Several events can be ORed on the same interrupt vector. On-chip peripherals have flag registers to determine which event triggered the interrupt.

Figure 17. Interrupts Block Diagram



# 6.1 INTERRUPT RULES AND PRIORITY MANAGEMENT

- A Reset can interrupt the NMI and peripheral interrupt routines
- The Non Maskable Interrupt request has the highest priority and can interrupt any peripheral interrupt routine at any time but cannot interrupt another NMI interrupt.
- No peripheral interrupt can interrupt another. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: vector #1 has the highest priority while vector #4 the lowest. The priority of each interrupt source is fixed by hardware (see Interrupt Mapping table).

### **6.2 INTERRUPTS AND LOW POWER MODES**

All interrupts cause the processor to exit from WAIT mode. Only the external and some specific interrupts from the on-chip peripherals cause the processor to exit from STOP mode (refer to the "Exit from STOP" column in the Interrupt Mapping Table).

### **6.3 NON MASKABLE INTERRUPT**

This interrupt is triggered when a falling edge occurs on the NMI pin regardless of the state of the GEN bit in the IOR register. An interrupt request on NMI vector #0 is latched by a flip flop which is automatically reset by the core at the beginning of the NMI service routine.

### **6.4 PERIPHERAL INTERRUPTS**

Different peripheral interrupt flags in the peripheral control registers are able to cause an interrupt when they are active if both:

- The GEN bit of the IOR register is set
- The corresponding enable bit is set in the peripheral control register.

Peripheral interrupts are linked to vectors #3 and #4. Interrupt requests are flagged by a bit in their corresponding control register. This means that a request cannot be lost, because the flag bit must be cleared by user software.

### 6.5 EXTERNAL INTERRUPTS (I/O Ports)

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the GEN bit is set. These interrupts allow the processor to exit from STOP mode.

The external interrupt polarity is selected through the IOR register.

External interrupts are linked to vectors #1 and # 2

Interrupt requests on vector #1 can be configured either as edge or level-sensitive using the LES bit in the IOR Register.

Interrupt requests from vector #2 are always edge sensitive. The edge polarity can be configured using the ESB bit in the IOR Register.

In edge-sensitive mode, a latch is set when a edge occurs on the interrupt source line and is cleared when the associated interrupt routine is started. So, an interrupt request can be stored until completion of the currently executing interrupt routine, before being processed. If several interrupt requests occurs before completion of the current interrupt routine, only the first request is stored.

Storing of interrupt requests is not possible in level sensitive mode. To be taken into account, the low level must be present on the interrupt pin when the MCU samples the line after instruction execution.

# 6.5.1 Notes on using External Interrupts ESB bit Spurious Interrupt on Vector #2

If a pin associated with interrupt vector #2 is configured as interrupt with pull-up, whenever vector #2 is configured to be rising edge sensitive (by setting the ESB bit in the IOR register), an interrupt is latched although a rising edge may not have occured on the associated pin.

This is due to the vector #2 circuitry. The workaround is to discard this first interrupt request in the routine (using a flag for example).

# Masking of One Interrupt by Another on Vector #2.

When two or more port pins (associated with interrupt vector #2) are configured together as input with interrupt (falling edge sensitive), as long as one pin is stuck at '0', the other pin can never generate an interrupt even if an active edge occurs at this pin. The same thing occurs when one pin is stuck at '1' and interrupt vector #2 is configured as rising edge sensitive.

To avoid this the first pin must input a signal that goes back up to '1' right after the falling edge. Otherwise, in the interrupt routine for the first pin, deactivate the "input with interrupt" mode using the port control registers (DDR, OR, DR). An active edge on another pin can then be latched.

# I/O port Configuration Spurious Interrupt on Vector #2

If a pin associated with interrupt vector #2 is in 'input with pull-up' state, a '0' level is present on the pin and the ESB bit = 0, when the I/O pin is configured as interrupt with pull-up by writing to the DDRx, ORx and DRx register bits, an interrupt is latched although a falling edge may not have occurred on the associated pin.

In the opposite case, if the pin is in interrupt with pull-up state, a 0 level is present on the pin and the ESB bit =1, when the I/O port is configured as input with pull-up by writing to the DDRx, ORx and DRx bits, an interrupt is latched although a rising edge may not have occurred on the associated pin.

47/

### **6.6 INTERRUPT HANDLING PROCEDURE**

The interrupt procedure is very similar to a call procedure, in fact the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. The following list summarizes the interrupt procedure:

When an interrupt request occurs, the following actions are performed by the MCU automatically:

- The core switches from the normal flags to the interrupt flags (or the NMI flags).
- The PC contents are stored in the top level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The internal latch (if any) is cleared.
- The associated interrupt vector is loaded in the PC.

When an interrupt request occurs, the following actions must be performed by the user software:

- User selected registers have to be saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt must be determined by polling the interrupt flags (if more than one source is associated with the same vector).
- The RETI (RETurn from Interrupt) instruction must end the interrupt service routine.

After the RETI instruction is executed, the MCU returns to the main routine.

Caution: When a maskable interrupt occurs while the ST6 core is in NORMAL mode and during the execution of an "Idi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt request occurs during the first 3 cycles of the "Idi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair CI and ZI.

### 6.6.1 Interrupt Response Time

This is defined as the time between the moment when the Program Counter is loaded with the interrupt vector and when the program has jump to the interrupt subroutine and is ready to execute the code. It depends on when the interrupt occurs while the core is processing an instruction.

Figure 18. Interrupt Processing Flow Chart




Table 6. Interrupt Response Time

Minimum	6 CPU cycles
Maximum	11 CPU cycles

One CPU cycle is 13 external clock cycles thus 11 CPU cycles = 11 x (13 /8M) = 17.875  $\mu$ s with an 8 MHz external quartz.

### **6.7 REGISTER DESCRIPTION**

### **INTERRUPT OPTION REGISTER (IOR)**

Address: 0C8h — Write Only

Reset status: 00h



**Caution:** This register is write-only and cannot be accessed by single-bit operations (SET, RES, DEC,...).

Bit 7 = Reserved, must be cleared.

Bit 6 = LES Level/Edge Selection bit.0: Falling edge sensitive mode is selected for interrupt vector #1

1: Low level sensitive mode is selected for interrupt vector #1

Bit 5 = **ESB** *Edge Selection bit.* 

- 0: Falling edge mode on interrupt vector #2
- 1: Rising edge mode on interrupt vector #2

Bit 4 = **GEN** *Global Enable Interrupt*.

- 0: Disable all maskable interrupts
- 1: Enable all maskable interrupts

**Note:** When the GEN bit is cleared, the NMI interrupt is active but cannot be used to exit from STOP or WAIT modes.

Bits 3:0 = Reserved, must be cleared.

### **Table 7. Interrupt Mapping**

Vector number	Source Block	Description	Register Label	Flag	Exit from STOP	Vector Address	Priority Order
	RESET	Reset	N/A	N/A	yes	FFEh-FFFh	
Vector #0	NMI	Non Maskable Interrupt	N/A	N/A	yes	FFCh-FFDh	Highest
NOT USED					FFAh-FFBh	Priority	
					FF8h-FF9h	1 1	
Vector #1	Port A	Ext. Interrupt Port A	N/A	N/A	yes	FF6h-FF7h	1 <b>V</b>
Vector #2	Port B, C	Ext. Interrupt Port B, C	N/A	N/A	yes	FF4h-FF5h	] . '
Vector #3	TIMER	Timer underflow	TSCR	TMZ	yes	FF2h-FF3h	Lowest
Vector #4	ADC	End Of Conversion	ADCR	EOC	no	FF0h-FF1h	Priority

### 7 POWER SAVING MODES

### 7.1 INTRODUCTION


To give a large measure of flexibility to the application in terms of power consumption, two main power saving modes are implemented in the ST6 (see Figure 19).

In addition, the Low Frequency Auxiliary Oscillator (LFAO) can be used instead of the main oscillator to reduce power consumption in RUN and WAIT modes

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency.

From Run mode, the different power saving modes may be selected by calling the specific ST6 software instruction or for the LFAO by setting the relevant register bit. For more information on the LFAO, please refer to the Clock chapter.

Figure 19. Power Saving Mode Transitions



57/

### 7.2 WAIT MODE

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. This has the following effects:

- Program execution is stopped, the microcontroller software can be considered as being in a "frozen" state.
- RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage.
- The oscillator is kept running to provide a clock to the peripherals; they are still active.

WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the ability to monitor external events. WAIT mode places the MCU in a low power consumption mode by stopping the CPU. The active oscillator (main oscillator or LFAO) is kept running in order to provide a clock signal to the peripherals.

If the power consumption has to be further reduced, the Low Frequency Auxiliary Oscillator (LFAO) can be used in place of the main oscillator, if its operating frequency is lower. If required, the LFAO must be switched on before entering WAIT mode.

### **Exit from Wait mode**


The MCU remains in WAIT mode until one of the following events occurs:

- RESET (Watchdog, LVD or RESET pin)
- A peripheral interrupt (timer, ADC,...),
- An external interrupt (I/O port, NMI)

The Program Counter then branches to the starting address of the interrupt or RESET service routine. Refer to Figure 20.

**Note**: It should be noted that when the GEN bit in the IOR register is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

Figure 20. WAIT Mode Flow-chart



### 7.3 STOP MODE

STOP mode is the lowest power consumption mode of the MCU (see Figure 22).

The MCU goes into STOP mode as soon as the STOP instruction is executed. This has the following effects:

- Program execution is stopped, the microcontroller can be considered as being "frozen".
- The contents of RAM and the peripheral registers are kept safely as long as the power supply voltage is higher than the RAM retention voltage.
- The oscillator is stopped, so peripherals cannot work except the those that can be driven by an external clock.

### **Exit from STOP mode**

The MCU remains in STOP mode until one of the following events occurs:

- RESET (Watchdog, LVD or RESET pin)
- A peripheral interrupt (assuming this peripheral can be driven by an external clock)
- An external interrupt (I/O port, NMI)


In all cases a delay of 2048 clock cycles ( $f_{\text{INT}}$ ) is generated to make sure the oscillator has started properly.

The Program Counter then points to the starting address of the interrupt or RESET service routine (see Figure 21).

### STOP mode and Watchdog


When the Watchdog is active (hardware or software activation), the STOP instruction is disabled and a WAIT instruction will be executed in its place unless the EXCTNL option bit is set to 1 in the option bytes and a a high level is present on the NMI pin. In this case, the STOP instruction will be executed and the Watchdog will be frozen.

Figure 21. STOP Mode Timing Overview



### STOP MODE (Cont'd)

Figure 22. STOP Mode Flow-chart



### Notes:

- 1. EXCTNL is an option bit. See option byte section for more details.
- 2. Peripheral clocked with an external clock source can still be active.
- 3. Only some specific interrupts can exit the MCU from STOP mode (such as external interrupt). Refer to the Interrupt Mapping table for more details.

### 7.4 NOTES RELATED TO WAIT AND STOP MODES

### 7.4.1 Exit from Wait and Stop Modes

### 7.4.1.1 NMI Interrupt

It should be noted that when the GEN bit in the IOR register is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

### 7.4.1.2 Restart Sequence

When the MCU exits from WAIT or STOP mode, it should be noted that the restart sequence depends on the original state of the MCU (normal, interrupt or non-maskable interrupt mode) prior to entering WAIT or STOP mode, as well as on the interrupt type.

**Normal Mode.** If the MCU was in the main routine when the WAIT or STOP instruction was executed, exit from Stop or Wait mode will occur as soon as an interrupt occurs; the related interrupt routine is executed and, on completion, the instruction which follows the STOP or WAIT instruction is then executed, providing no other interrupts are pending.

Non Maskable Interrupt Mode. If the STOP or WAIT instruction has been executed during execution of the non-maskable interrupt routine, the MCU exits from Stop or Wait mode as soon as an interrupt occurs: the instruction which follows the STOP or WAIT instruction is executed, and the MCU remains in non-maskable interrupt mode, even if another interrupt has been generated.

Normal Interrupt Mode. If the MCU was in interrupt mode before the STOP or WAIT instruction was executed, it exits from STOP or WAIT mode

as soon as an interrupt occurs. Nevertheless, two cases must be considered:

- If the interrupt is a normal one, the interrupt routine in which the WAIT or STOP mode was entered will be completed, starting with the execution of the instruction which follows the STOP or the WAIT instruction, and the MCU is still in interrupt mode. At the end of this routine pending interrupts will be serviced according to their priority.
- In the event of a non-maskable interrupt, the non-maskable interrupt service routine is processed first, then the routine in which the WAIT or STOP mode was entered will be completed by executing the instruction following the STOP or WAIT instruction. The MCU remains in normal interrupt mode.

### 7.4.2 Recommended MCU Configuration

For lowest power consumption during RUN or WAIT modes, the user software must configure the MCU as follows:

- Configure unused I/Os as inputs without pull-up (these should be externally tied to well-defined logic levels)
- Place all peripherals in their power down modes before entering STOP mode
- Select the Low Frequency Auxiliary Oscillator (provided this runs at a lower frequency than the main oscillator).

The WAIT and STOP instructions are not executed if an enabled interrupt request is pending.

#### **8 I/O PORTS**

#### 8.1 INTRODUCTION

Each I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without pull-up and interrupt generation), digital output (open drain, push-pull) or analog input (when available).

The I/O pins can be used in either standard or alternate function mode.

Standard I/O mode is used for:

- Transfer of data through digital inputs and outputs (on specific pins):
- External interrupt generation

Alternate function mode is used for:

Alternate signal input/output for the on-chip peripherals

The generic I/O block diagram is shown in Figure 23.

#### **8.2 FUNCTIONAL DESCRIPTION**

Each port is associated with 3 registers located in Data space:

- Data Register (DR)
- Data Direction Register (DDR)
- Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in the DDR, DR and OR registers: bit x corresponding to pin x of the port. Table 8 illustrates the various port configurations which can be selected by user software.

During MCU initialization, all I/O registers are cleared and the input mode with pull-up and no interrupt generation is selected for all the pins, thus avoiding pin conflicts.

# 8.2.1 Digital input modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the DR and OR registers, see Table 8.

#### **External interrupt function**

All input lines can be individually connected by software to the interrupt system by programming the OR and DR registers accordingly. The interrupt trigger modes (falling edge, rising edge and low level) can be configured by software for each port as described in the Interrupt Chapter.

#### 8.2.2 Analog inputs

Some pins can be configured as analog inputs by programming the OR and DR registers accordingly, see Table 8. These analog inputs are connected to the on-chip 8-bit Analog to Digital Converter.

**Warning:** ONLY ONE pin should be programmed as an analog input at any time, since by selecting more than one input simultaneously their pins will be effectively shorted.

#### 8.2.3 Output modes

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing to the DR register applies this digital value to the I/O pin through the latch. Then, reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register: push-pull and open-drain.

DR register value and output pin status:

DR	Push-pull	Open-drain
0	$V_{SS}$	$V_{SS}$
1	V <sub>DD</sub>	Floating

**Note**: The open drain setting is not a true open drain. This means it has the same structure as the push-pull setting but the P-buffer is deactivated.

## 8.2.4 Alternate functions

When an on-chip peripheral is configured to use a pin, the alternate function (timer input/output...) is not systematically selected but has to be configured through the DDR, OR and DR registers. Refer to the chapter describing the peripheral for more details.

# I/O PORTS (Cont'd)

Figure 23. I/O Port Block Diagram




Table 8. I/O Port Configurations

DDR	OR	DR	Mode	Option
0	0	0	Input	With pull-up, no interrupt
0	0	1	Input	No pull-up, no interrupt
0	1	0	Input With pull-up and with interrupt	
0	1	1	Input	Analog input (when available)
1	0	х	Output	Open-drain output (20mA sink when available)
1	1	Х	Output	Push-pull output (20mA sink when available)

**Note:** x = Don't care

# I/O PORTS (Cont'd)

# 8.2.5 Instructions NOT to be used to access Port Data registers (SET, RES, INC and DEC)

DO NOT USE SINGLE-BIT INSTRUCTIONS (SET, RES, INC and DEC) ON PORT DATA REGISTERS IF ANY PIN OF THE PORT IS CONFIGURED IN INPUT MODE.

These instructions make an implicit read and write back of the entire register. In port input mode, however, the data register reads from the input pins directly, and not from the data register latches. Since data register information in input mode is used to set the characteristics of the input pin (interrupt, pull-up, analog input), these may be unintentionally reprogrammed depending on the state of the input pins.

As a general rule, it is better to only use single bit instructions on data registers when the whole (8-bit) port is in output mode. In the case of inputs or of mixed inputs and outputs, it is advisable to keep a copy of the data register in RAM. Single bit instructions may then be used on the RAM copy, after which the whole copy register can be written to the port data register:

SET bit, datacopy LD a, datacopy LD DRA, a

#### 8.2.6 Recommendations

# 1. Safe I/O State Switching Sequence

Switching the I/O ports from one state to another should be done in a sequence which ensures that no unwanted side effects can occur. The recommended safe transitions are illustrated in Figure 24 All other transitions are potentially risky and should be avoided when changing the I/O operating mode.

# 2. Handling Unused Port Bits

On ports that have less than 8 external pins connected:

- Leave the unbonded pins in reset state and do not change their configuration.
- Do not use instructions that act on a whole port register (INC, DEC, or read operations). Unavailable bits must be masked by software (AND instruction). Thus, when a read operation performed on an incomplete port is followed by a comparison, use a mask.

# 3. High Impedance Input

On any CMOS device, it is not recommended to connect high impedance on input pins. The choice of these impedance has to be done with respect to the maximum leakage current defined in the datasheet. The risk is to be close or out of specification on the input levels applied to the device.

#### 8.3 LOW POWER MODES


The WAIT and STOP instructions allow the ST62xx to be used in situations where low power consumption is needed. The lowest power consumption is achieved by configuring I/Os in output push-pull low mode.

Mode	Description
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.
STOP	No effect on I/O ports. External interrupts cause the device to exit from STOP mode.

# **8.4 INTERRUPTS**

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR, DR and OR registers (see Table 8) and the GEN-bit in the IOR register is set.

Figure 24. Diagram showing Safe I/O State Transitions



Note \*. xxx = DDR, OR, DR Bits respectively

# I/O PORTS (Cont'd) Table 9. I/O Port Option Selections

		MODE	,	AVAILABLE ON(1)	SCHEMATIC
	DDRx 0	Input ORx 0	DRx 1	PA0-PA7 PB0-PB7 PC4-PC7	Data in
Digital Input	F	Reset sta Input vith pull u	te up	PA0-PA7 PB0-PB7 PC4-PC7	Interrupt  Data in
Di	DDRx 0	ORx 0	DRx 0		L T Interrupt
	w	Input vith pull uith interru	upt	PA0-PA7 PB0-PB7 PC4-PC7	Data in
	DDRx 0	ORx 1	DRx 0		L ± Interrupt
Analog Input	Analog Input		PA4-PA7 PB0-PB7	V <sub>DD</sub> ADC	
Ana	DDRx 0	ORx 1	DRx 1	PC4-PC7	
	Open d	rain outp	ut (5mA)	PA4-PA7 PB0-PB7 PC4-PC7	P-buffer disconnected
	Open dra	ain outpu	it (20 mA)	PA0-PA3	Data out
output	DDRx 1	ORx 0	DRx 0/1		
Digital output	Push-pull output (5mA)		PA4-PA7 PB0-PB7 PC4-PC7	Γ • V <sub>DD</sub>	
	Push-pu DDRx 1	ull output ORx 1	(20 mA) DRx 0/1	PA0-PA3	Data out

Note 1. Provided the correct configuration has been selected (see Table 8).

# I/O PORTS (Cont'd)


#### **8.5 REGISTER DESCRIPTION**

### **DATA REGISTER (DR)**

Port x Data Register DRx with x = A, B or C.

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = D[7:0] Data register bits.

Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).

**Caution:** In input mode, modifying this register will modify the I/O port configuration (see Table 8).

Do not use the Single bit instructions on I/O port data registers. See (Section 8.2.5).

# **DATA DIRECTION REGISTER (DDR)**

Port x Data Direction Register DDRx with x = A, B or C.

Read/Write

Reset Value: 0000 0000 (00h)

DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0

Bit 7:0 = **DD[7:0]** Data direction register bits.

The DDR register gives the input/output direction configuration of the pins. Each bit is set and cleared by software.

0: Input mode


1: Output mode

# **OPTION REGISTER (OR)**

Port x Option Register ORx with x = A, B or C.

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = O[7:0] Option register bits.

The OR register allows to distinguish in output mode if the push-pull or open drain configuration is selected.

Output mode:

0: Open drain output(with P-Buffer deactivated)

1: Push-pull Output Input mode: See Table 8.

Each bit is set and cleared by software.

**Caution:** Modifying this register, will also modify the I/O port configuration in input mode. (see Ta-

ble 8).

Table 10. I/O Port Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
	t Value ort registers	0	0	0	0	0	0	0	0
0C0h	DRA								
0C1h	DRB	MSB							LSB
0C2h	DRC								
0C4h	DDRA								
0C5h	DDRB	MSB							LSB
0C6h	DDRC								
0CCh	ORA								
0CDh	ORB	MSB							LSB
0CEh	ORC								

# 9 ON-CHIP PERIPHERALS

# 9.1 WATCHDOG TIMER (WDG)


#### 9.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the SR bit becomes cleared.

#### 9.1.2 Main Features

- Programmable timer (64 steps of 3072 clock cycles)
- Software reset
- Reset (if watchdog activated) when the SR bit reaches zero
- Hardware or software watchdog activation selectable by option bit (Refer to the option bytes section)

Figure 25. Watchdog Block Diagram



# WATCHDOG TIMER (Cont'd)

#### 9.1.3 Functional Description

The watchdog activation is selected through an option in the option bytes:

#### HARDWARE watchdog option

After reset, the watchdog is permanently active, the C bit in the WDGR is forced high and the user can not change it. However, this bit can be read equally as 0 or 1.

#### SOFTWARE watchdog option

After reset, the watchdog is deactivated. The function is activated by setting C bit in the WDGR register. Once activated, it cannot be deactivated. The counter value stored in the WDGR register (bits SR:T0), is decremented every 3072 clock cycles. The length of the timeout period can be programmed by the user in 64 steps of 3072 clock cycles.

If the watchdog is activated (by setting the C bit) and when the SR bit is cleared, the watchdog initiates a reset cycle pulling the reset pin low for typically 500ns.

The application program must write in the WDGR register at regular intervals during normal operation to prevent an MCU reset. The value to be stored in the WDGR register must be between FEh and 02h (see Table 11). To run the watchdog function the following conditions must be true:

- The C bit is set (watchdog activated)
- The SR bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of decrements which represent the time delay before the watchdog produces a reset.

Table 11. Watchdog Timing ( $f_{OSC} = 8 \text{ MHz}$ )

	WDGR Register initial value	WDG timeout period (ms)
Max.	FEh	24.576
Min.	02h	0.384

#### 9.1.3.1 Software Reset

The SR bit can be used to generate a software reset by clearing the SR bit while the C bit is set.

# 9.1.4 Recommendations


1. The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP mode availability (refer to the description of the WDACT and EXTCNTL bits on the Option Bytes).

When STOP mode is not required, hardware activation without EXTERNAL STOP MODE CONTROL should be preferred, as it provides maximum security, especially during power-on.

When STOP mode is required, hardware activation and EXTERNAL STOP MODE CONTROL should be chosen. NMI should be high by default, to allow STOP mode to be entered when the MCU is idle.

The NMI pin can be connected to an I/O line (see Figure 26) to allow its state to be controlled by software. The I/O line can then be used to keep NMI low while Watchdog protection is required, or to avoid noise or key bounce. When no more processing is required, the I/O line is released and the device placed in STOP mode for lowest power consumption.

Figure 26. A typical circuit making use of the EXERNAL STOP MODE CONTROL feature



2. When software activation is selected (WDACT bit in Option byte) and the Watchdog is not activated, the downcounter may be used as a simple 7-bit timer (remember that the bits are in reverse order).

The software activation option should be chosen only when the Watchdog counter is to be used as a timer. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed:

jrr 0, WDGR, #+3; If C=0,jump to next
ldi WDGR, OFDH ; SR=0 -> reset

next :

# WATCHDOG TIMER (Cont'd)

These instructions test the C bit and reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.

For more information on the use of the watchdog, please read application note AN1015.

**Note:** This note applies only when the watchdog is used as a standard timer. It is recommended to read the counter twice, as it may sometimes return an invalid value if the read is performed while the counter is decremented (counter bits in transient state). To validate the return value, both values read must be equal. The counter decrements every  $384\mu s$  at 8MHz  $f_{OSC}$ .

# 9.1.5 Low Power Modes

Mode	Description
WAIT	No effect on Watchdog.
STOP	Behaviour depends on the EXTCNTL option in the Option bytes:
	1. Watchdog disabled:
	The MCU will enter Stop mode if a STOP instruction is executed.
	2. Watchdog enabled and EXTCNTL option disabled:
	If a STOP instruction is encountered, it is interpreted as a WAIT.
	3. Watchdog and EXTCNTL option enabled:
	If a STOP instruction is encountered when the NMI pin is low, it is interpreted as a WAIT. If, however, the STOP instruction is encountered when the NMI pin is high, the Watchdog counter is frozen and the CPU enters STOP mode.  When the MCU exits STOP mode (i.e. when an interrupt is generated), the Watchdog resumes its activity.

# 9.1.6 Interrupts

None.

# WATCHDOG TIMER (Cont'd) 9.1.7 Register Description WATCHDOG REGISTER (WDGR)

Address: 0D8h - Read/Write Reset Value: 1111 1110 (FEh)

7							0
ТО	T1	T2	Т3	T4	T5	SR	С

Bit 0= **C** Watchdog Control bit.

If the hardware option is selected (WDACT bit in Option byte), this bit is forced high and cannot be changed by the user (the Watchdog is always active). When the software option is selected (WDACT bit in Option byte), the Watchdog function is activated by setting the C bit, and cannot then be deactivated (except by resetting the MCU).

When C is kept cleared the counter can be used as a 7-bit timer.

0: Watchdog deactivated

1: Watchdog activated

### Bit 1 = **SR**: Software Reset bit

Software can generate a reset by clearing this bit while the C bit is set. When C = 0 (Watchdog deactivated) the SR bit is the MSB of the 7-bit timer.

0: Generate (write)

1: No software reset generated, MSB of 7-bit timer

#### Bit 5:0 = **T[5:0]** *Downcounter bits*

**Caution:** These bits are reversed and shifted with respect to the physical counter: bit-7 (T0) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.

# **9.2 8-BIT TIMER**

#### 9.2.1 Introduction


The 8-Bit Timer on-chip peripheral is a free running downcounter based on an 8-bit downcounter with a 7-bit programmable prescaler, giving a maximum count of 2<sup>15</sup>. The peripheral may be configured in three different operating modes.

#### 9.2.2 Main Features

- Time-out downcounting mode with up to 15-bit accuracy
- External counter clock source (valid also in STOP mode)
- Interrupt capability on counter underflow
- Output signal generation
- External pulse length measurement
- Event counter

The timer can be used in WAIT and STOP modes to wake up the MCU.

Figure 27. Timer Block Diagram



#### 9.2.3 Counter/Prescaler Description

#### **Prescaler**

The prescaler input can be the internal frequency  $f_{\text{INT}}$  divided by 12 or an external clock applied to the TIMER pin. The prescaler decrements on the rising edge, depending on the division factor programmed by the PS[2:0] bits in the TSCR register.

The state of the 7-bit prescaler can be read in the PSCR register.

When the prescaler reaches 0, it is automatically reloaded with 7Fh.

#### Counter

The free running 8-bit downcounter is fed by the output of the programmable prescaler, and is decremented on every rising edge of the f<sub>COUNTER</sub> clock signal coming from the prescaler.

It is possible to read or write the contents of the counter on the fly, by reading or writing the timer counter register (TCR).

When the downcounter reaches 0, it is automatically reloaded with the value 0FFh.

### Counter clock and prescaler

The counter clock frequency is given by:

f<sub>COUNTER</sub> = f<sub>PRESCALER</sub> / 2<sup>PS[2:0]</sup>

where f<sub>PRESCALER</sub> can be:

- $-f_{INT}/12$
- f<sub>EXT</sub> (input on TIMER pin)
- f<sub>INT</sub>/12 gated by TIMER pin

The timer input clock feeds the 7-bit programmable prescaler. The prescaler output can be programmed by selecting one of the 8 available prescaler taps using the PS[2:0] bits in the Status/Control Register (TSCR). Thus the division factor of the prescaler can be set to 2<sup>n</sup> (where n equals 0, to 7). See Figure 27.

The clock input is enabled by the PSI (Prescaler Initialize) bit in the TSCR register. When PSI is reset, the counter is frozen and the prescaler is loaded with the value 7Fh. When PSI is set, the pres-

caler and the counter run at the rate of the selected clock source.

#### **Counter and Prescaler Initialization**

After RESET, the counter and the prescaler are initialized to 0FFh and 7Fh respectively.

The 7-bit prescaler can be initialized to 7Fh by clearing the PSI bit. Direct write access to the prescaler is also possible when PSI =1. Then, any value between 0 and 7Fh can be loaded into it.

The 8-bit counter can be initialized separately by writing to the TCR register.

# 9.2.3.1 8-bit Counting and Interrupt Capability on Counter Underflow

Whatever the division factor defined for the prescaler, the Timer Counter works as an 8-bit downcounter. The input clock frequency is user selectable using the PS[2:0] bits.

When the downcounter decrements to zero, the TMZ (Timer Zero) bit in the TSCR is set. If the ETI (Enable Timer Interrupt) bit in the TSCR is also set, an interrupt request is generated.

The Timer interrupt can be used to exit the MCU from WAIT or STOP mode.

The TCR can be written at any time by software to define a time period ending with an underflow event, and therefore manage delay or timer functions.

TMZ is set when the downcounter reaches zero; however, it may also be set by writing 00h in the TCR register or by setting bit 7 of the TSCR register.

The TMZ bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine.

**Note**: A write to the TCR register will predominate over the 8-bit counter decrement to 00h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the TMZ bit is not set until the 8-bit counter underflows again.

# 9.2.4 Functional Description

There are three operating modes, which are selected by the TOUT and DOUT bits (see TSCR register). These three modes correspond to the two clocks which can be connected to the 7-bit prescaler ( $f_{\rm INT}$  ÷ 12 or TIMER pin signal), and to the output mode.

The settings for the different operating modes are summarized Table 12.

Table 12. Timer operating modes

тоит	DOUT	Timer Function	Application
0	0	Event Counter (input)	External counter clock source
0	1	Gated input (input)	External Pulse length measurement
1	0	Output "0" (output)	Output signal
1	1	Output "1" (output)	generation

# 9.2.4.1 Gated mode

(TOUT = "0", DOUT = "1")

In this mode, the prescaler is decremented by the Timer clock input, but only when the signal on the TIMER pin is held high ( $f_{\rm INT}/12$  gated by TIMER pin). See Figure 28 and Figure 29.

This mode is selected by clearing the TOUT bit in the TSCR register (i.e. as input) and setting the DOUT bit.

**Note:** In this mode, if the TIMER pin is multiplexed, the corresponding port control bits have to be set in input with pull-up configuration through

the DDR, OR and DR registers. For more details, please refer to the I/O Ports section.

Figure 28. f<sub>TIMER</sub> Clock in Gated Mode





Figure 29. Gated Mode Operation



#### 9.2.4.2 Event counter mode

(TOUT = "0", DOUT = "0")

In this mode, the TIMER pin is the input clock of the Timer prescaler which is decremented on every rising edge of the input clock (allowing event count). See Figure 30 and Figure 31.

This mode is selected by clearing the TOUT bit in the TSCR register (i.e. as input) and clearing the DOUT bit.

**Note:** In this mode, if the TIMER pin is multiplexed, the corresponding port control bits have to be set in input with pull-up configuration.

Figure 30. f<sub>TIMER</sub> Clock in Event Counter Mode





Figure 31. Event Counter Mode Operation



#### 9.2.4.3 Output mode

(TOUT = "1", DOUT = "data out")

In Output mode, the TIMER pin is connected to the DOUT latch, hence the Timer prescaler is clocked by the prescaler clock input (f<sub>INT</sub>/12). See Figure 32.

The user can select the prescaler division ratio using the PS[2:0] bits in the TSCR register. When TCR decrements to zero, it sets the TMZ bit in the TSCR. The TMZ bit can be tested under program control to perform a timer function whenever it goes high and has to be cleared by the user. The

low-to-high TMZ bit transition is used to latch the DOUT bit in the TSCR and, if the TOUT bit is set, DOUT is transferred to the TIMER pin. This operating mode allows external signal generation on the TIMER pin. See Figure 33.

This mode is selected by setting the TOUT bit in the TSCR register (i.e. as output) and setting the DOUT bit to output a high level or clearing the DOUT bit to output a low level.

**Note:** As soon as the TOUT bit is set, The timer pin is configured as output push-pull regardless of the corresponding I/O port control registers setting (if the TIMER pin is multiplexed).

Figure 32. Output Mode Control





Figure 33. Output Mode Operation



# 9.2.5 Low Power Modes

Mode	Description
WAIT	No effect on timer. Timer interrupt events cause the device to exit from WAIT mode.
STOP	Timer registers are frozen except in Event Counter mode (with external clock on TIM-ER pin).

# 9.2.6 Interrupts

Interrupt Event	Event Flag	Enable Bit	Exit from Wait	Exit from Stop
Timer Zero Event	TMZ	ETI	Yes	Yes

# 9.2.7 Register Description

# PRESCALER COUNTER REGISTER (PSCR)

Address: 0D2h - Read/Write Reset Value: 0111 1111 (7Fh)

/							U
PSCR							
7	6	5	4	3	2	1	0

Bit 7 = **PSCR7:** Not used, always read as "0".

Bit 6:0 = PSCR[6:0] Prescaler LSB.

## **TIMER COUNTER REGISTER (TCR)**

Address: 0D3h - Read / Write Reset Value: 1111 1111 (FFh)

'							U
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

Bit 7:0 = TCR[7:0] Timer counter bits.

# **TIMER STATUS CONTROL REGISTER (TSCR)**

Address: 0D4h - Read/Write Reset Value: 0000 0000 (00h)

7 0 TMZ ETI TOUT DOUT PSI PS2 PS1 PS0

Bit 7 = **TMZ** *Timer Zero bit.* 

A low-to-high transition indicates that the timer count register has underflowed. It means that the TCR value has changed from 00h to FFh.

This bit must be cleared by user software.

0: Counter has not underflowed

1: Counter underflow occurred

Bit 6 = **ETI** Enable Timer Interrupt.

When set, enables the timer interrupt request. If

ETI=0 the timer interrupt is disabled. If ETI=1 and TMZ=1 an interrupt request is generated.

0: Interrupt disabled (reset state)

1: Interrupt enabled

# Bit 5 = **TOUT** Timer Output Control.

When low, this bit selects the input mode for the TIMER pin. When high the output mode is selected

0: Input mode (reset state)

1: Output mode, the TIMER pin is configured as push-pull output

#### Bit 4= **DOUT** Data Output.

Data sent to the timer output when TMZ is set high (output mode only). Input mode selection (input mode only).

#### Bit 3 = **PSI**: Prescaler Initialize bit.

Used to initialize the prescaler and inhibit its counting. When PSI="0" the prescaler is set to 7Fh and the counter is inhibited. When PSI="1" the prescaler is enabled to count downwards. As long as PSE="1" both counter and prescaler are not running

0: Counting disabled (reset state)

1: Counting enabled

# Bit 1:0 = PS[2:0] Prescaler Mux. Select.

These bits select the division ratio of the prescaler register.

**Table 13. Prescaler Division Factors** 

PS2	PS1	PS0	Divided by
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	32 64 128
1	1	1	128

Table 14. 8-Bit Timer Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0D2h	PSCR	PSCR7	PSCR6	PSCR5	PSCR4	PSCR3	PSCR2	PSCR1	PSCR0
	Reset Value	0	1	1	1	1	1	1	1
0D3h	TCR	TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
	Reset Value	1	1	1	1	1	1	1	1
0D4h	TSCR	TMZ	ETI	TOUT	DOUT	PSI	PS2	PS1	PS0
	Reset Value	0	0	0	0	0	0	0	0

# 9.3 A/D CONVERTER (ADC)

#### 9.3.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 8-bit, successive approximation converter. This peripheral has multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from different sources.


The result of the conversion is stored in a 8-bit Data Register. The A/D converter is controlled through a Control Register.

#### 9.3.2 Main Features

- 8-bit conversion
- Multiplexed analog input channels
- Linear successive approximation
- Data register (DR) which contains the results
- End of Conversion flag
- On/off bit (to reduce consumption)
- Typical conversion time 70 μs (with an 8 MHz crystal)

The block diagram is shown in Figure 34.

Figure 34. ADC Block Diagram



#### A/D CONVERTER (Cont'd)

#### 9.3.3 Functional description

#### 9.3.3.1 Analog Power Supply

The high and low level reference voltage pins are internally connected to the  $V_{DD}$  and  $V_{SS}$  pins.

Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

#### 9.3.3.2 Digital A/D Conversion Result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage ( $V_{AIN}$ ) is greater than or equal to  $V_{DDA}$  (high-level voltage reference) then the conversion result in the DR register is FFh (full scale) without overflow indication.

If input voltage ( $V_{AIN}$ ) is lower than or equal to  $V_{SSA}$  (low-level voltage reference) then the conversion result in the DR register is 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADR register. The accuracy of the conversion is described in the parametric section.

R<sub>AIN</sub> is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allocated time. Refer to the electrical characteristics chapter for more details.

With an oscillator clock frequency less than 1.2MHz, conversion accuracy is decreased.

#### 9.3.3.3 Analog input selection

Selection of the input pin is done by configuring the related I/O line as an analog input via the Data Direction, Option and Data registers (refer to I/O ports description for additional information).

**Warning:** Only one I/O line must be configured as an analog input at any time. The user must avoid any situation in which more than one I/O pin is selected as an analog input simultaneously, because they will be shorted internally.

### 9.3.3.4 Software procedure

Refer to the Control register (ADCR) and Data register (ADR) in Section 9.3.7 for the bit definitions.

#### **Analog input configuration**

The analog input must be configured through the Port Control registers (DDRx, ORx and DRx). Refer to the I/O port chapter.

#### **ADC** configuration

In the ADCR register:

- Reset the PDS bit to power on the ADC. This bit must be set at least one instruction before the beginning of the conversion to allow stabilisation of the A/D converter.
- Set the EAI bit to enable the ADC interrupt if needed.

#### ADC conversion

In the ADCR register:

Set the STA bit to start a conversion. This automatically clears (resets to "0") the End Of Conversion Bit (EOC).

When a conversion is complete

- The EOC bit is set by hardware to flag that conversion is complete and that the data in the ADC data conversion register is valid.
- An interrupt is generated if the EAI bit was set
   Setting the STA bit will start a new count and will clear the EOC bit (thus clearing the interrupt condition)

#### Note:

Setting the STA bit must be done by a different instruction from the instruction that powers-on the ADC (setting the PDS bit) in order to make sure the voltage to be converted is present on the pin.

Each conversion has to be separately initiated by writing to the STA bit.

The STA bit is continuously scanned so that, if the user sets it to "1" while a previous conversion is in progress, a new conversion is started before completing the previous one. The start bit (STA) is a write only bit, any attempt to read it will show a logical "0".

# A/D CONVERTER (Cont'd)

#### 9.3.4 Recommendations

The following six notes provide additional information on using the A/D converter.

- 1.The A/D converter does not feature a sample and hold circuit. The analog voltage to be measured should therefore be stable during the entire conversion cycle. Voltage variation should not exceed  $\pm 1/2$  LSB for optimum conversion accuracy. A low pass filter may be used at the analog input pins to reduce input voltage variation during conversion.
- 2. When selected as an analog channel, the input pin is internally connected to a capacitor  $C_{ad}$  of typically 9pF. For maximum accuracy, this capacitor must be fully charged at the beginning of conversion. In the worst case, conversion starts one instruction (6.5  $\mu s$ ) after the channel has been selected. The impedance of the analog voltage source (ASI) in worst case conditions, is calculated using the following formula:

 $6.5\mu s = 9 \ x \ C_{ad} \ x \ ASI$  (capacitor charged to over 99.9%), i.e. 30 kΩ including a 50% guardband.

The ASI can be higher if  $C_{ad}$  has been charged for a longer period by adding instructions before the start of conversion (adding more than 26 CPU cycles is pointless).

- 3. Since the ADC is on the same chip as the microprocessor, the user should not switch heavily loaded output signals during conversion, if high precision is required. Such switching will affect the supply voltages used as analog references.
- 4. Conversion accuracy depends on the quality of the power supplies ( $V_{DD}$  and  $V_{SS}$ ). The user must take special care to ensure a well regulated reference voltage is present on the  $V_{DD}$  and  $V_{SS}$  pins (power supply voltage variations must be less than 0.1V/ms). This implies, in particular, that a suitable decoupling capacitor is used at the  $V_{DD}$  pin. The converter resolution is given by:

$$\frac{\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{SS}}}{256}$$

The Input voltage (Ain) which is to be converted must be constant for  $1\mu s$  before conversion and remain constant during conversion.

- 5. Conversion resolution can be improved if the power supply voltage  $(V_{DD})$  to the microcontroller is lowered.
- 6. In order to optimize the conversion resolution, the user can configure the microcontroller in WAIT mode, because this mode minimises noise distur-


bances and power supply variations due to output switching. Nevertheless, the WAIT instruction should be executed as soon as possible after the beginning of the conversion, because execution of the WAIT instruction may cause a small variation of the  $V_{DD}$  voltage. The negative effect of this variation is minimized at the beginning of the conversion when the converter is less sensitive, rather than at the end of conversion, when the least significant bits are determined.

The best configuration, from an accuracy standpoint, is WAIT mode with the Timer stopped. In this case only the ADC peripheral and the oscillator are then still working. The MCU must be woken up from WAIT mode by the ADC interrupt at the end of the conversion. The microcontroller can also be woken up by the Timer interrupt, but this means the Timer must be running and the resulting noise could affect conversion accuracy.

**Caution:** When an I/O pin is used as an analog input, A/D conversion accuracy will be impaired if negative current injections (V<sub>INJ</sub> < V<sub>SS</sub>) occur from adjacent I/O pins with analog input capability. Refer to Figure 35. To avoid this:

- Use another I/O port located further away from the analog pin, preferably not multiplexed on the A/D converter
- Increase the input resistance R<sub>IN J</sub> (to reduce the current injections) and reduce R<sub>ADC</sub> (to preserve conversion accuracy).

Figure 35. Leakage from Digital Inputs



# A/D CONVERTER (Cont'd)

# 9.3.5 Low power modes

Mode Description					
WAIT	No effect on A/D Converter. ADC interrupts cause the device to exit from Wait mode.				
STOP	A/D Converter disabled.				

**Note**: The A/D converter may be disabled by clearing the PDS bit. This feature allows reduced power consumption when no conversion is needed.

# 9.3.6 Interrupts

Interrupt Event	Event Flag	Enable Bit	Exit from Wait	Exit from Stop
End of Conversion	EOC	EAI	Yes	No

**Note:** The EOC bit is cleared only when a new conversion is started (it cannot be cleared by writing 0). To avoid generating further EOC interrupt, the EAI bit has to be cleared within the ADC interrupt subroutine.

### 9.3.7 Register description

# A/D CONVERTER CONTROL REGISTER (ADCR)

Address: 0D0h - Read/Write (Bit 6 Read Only, Bit 5 Write Only)

Reset value: 01000 0000 (40h)

7							0
EAI	EOC	STA	PDS	D3	OSC OFF	D1	D0

Bit 7 = **EAI** Enable A/D Interrupt.

0: ADC interrupt disabled1: ADC interrupt enabled

Bit 6 = **EOC** *End of conversion. Read Only* When a conversion has been completed, this bit is set by hardware and an interrupt request is gener-

cally cleared when the STA bit is set. Data in the data conversion register are valid only when this bit is set to "1".

0: Conversion is not complete

1: Conversion can be read from the DR register

Bit 5 = **STA**: Start of Conversion. Write Only.

0: No effect

1: Start conversion

**Note:** Setting this bit automatically clears the EOC bit. If the bit is set again when a conversion is in progress, the present conversion is stopped and a new one will take place. This bit is write only, any attempt to read it will show a logical zero.

Bit 4 = PDS Power Down Selection.

0: A/D converter is switched off

1: A/D converter is switched on

Bit 3 = D3 Not used, must be kept cleared.

Bit 2 = OSCOFF Main Oscillator off.

0: Main Oscillator enabled

1: Main Oscillator disabled


**Note:** This bit does not apply to the ADC peripheral but to the main clock system. Refer to the Clock System section.

Bit 1:0 = **D[1:0]** Not used, must be kept cleared.

## A/D CONVERTER DATA REGISTER (ADR)

Address: 0D1h - Read only

Reset value: xxh



Bit 7:0 = **D[7:0]**: 8 Bit A/D Conversion Result.

Table 15. ADC Register Map and Reset Values

ated if the EAI bit is set. The EOC bit is automati-

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0D0h	ADR	D7	D6	D5	D4	D3	D2	D1	D0
	Reset Value	0	0	0	0	0	0	0	0
0D1h	ADCR	EAI	EOC	STA	PDS	D3	D2	D1	D0
	Reset Value	0	1	0	0	0	0	0	0

# 10 INSTRUCTION SET

#### **10.1 ST6 ARCHITECTURE**

The ST6 architecture has been designed for maximum efficiency while keeping byte usage to a minimum; in short, to provide byte-efficient programming. The ST6 core has the ability to set or clear any register or RAM location bit in Data space using a single instruction. Furthermore, programs can branch to a selected address depending on the status of any bit in Data space.

#### **10.2 ADDRESSING MODES**

The ST6 has nine addressing modes, which are described in the following paragraphs. Three different address spaces are available: Program space, Data space, and Stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains the Accumulator, the X, Y, V and W registers, peripheral and Input/Output registers, the RAM locations and Data ROM locations (for storage of tables and constants). Stack space contains six 12-bit RAM cells used to stack the return addresses for subroutines and interrupts.

**Immediate**. In immediate addressing mode, the operand of the instruction follows the opcode location. As the operand is a ROM byte, the immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

**Direct**. In direct addressing mode, the address of the byte which is processed by the instruction is stored in the location which follows the opcode. Direct addressing allows the user to directly address the 256 bytes in Data Space memory with a single two-byte instruction.

**Short Direct**. The core can address the four RAM registers X, Y, V, W (locations 80h, 81h, 82h, 83h) in short-direct addressing mode. In this case, the instruction is only one byte and the selection of the location to be processed is contained in the opcode. Short direct addressing is a subset of direct addressing mode. (Note that 80h and 81h are also indirect registers).

**Extended**. In extended addressing mode, the 12-bit address needed to define the instruction is obtained by concatenating the four least significant bits of the opcode with the byte following the opcode. The instructions (JP, CALL) which use ex-

tended addressing mode are able to branch to any address in the 4 Kbyte Program space.

Extended addressing mode instructions are two bytes long.

Program Counter Relative. Relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations next to the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. Relative addressing mode instructions are one byte long. The opcode is obtained by adding the three most significant bits which characterize the test condition, one bit which determines whether it is a forward branch (when it is 0) or backward branch (when it is 1) and the four least significant bits which give the span of the branch (0h to Fh) which must be added or subtracted from the address of the relative instruction to obtain the branch destination address.

**Bit Direct**. In bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.

Bit Test & Branch. Bit test and branch addressing mode is a combination of direct addressing and relative addressing. Bit test and branch instructions are three bytes long. The bit identification and the test condition are included in the opcode byte. The address of the byte to be tested is given in the next byte. The third byte is the jump displacement, which is in the range of -127 to +128. This displacement can be determined using a label, which is converted by the assembler.

**Indirect**. In indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed to by the content of one of the indirect registers, X or Y (80h, 81h). The indirect register is selected by bit 4 of the opcode. Register indirect instructions are one byte long.

**Inherent**. In inherent addressing mode, all the information necessary for executing the instruction is contained in the opcode. These instructions are one byte long.

# **10.3 INSTRUCTION SET**

The ST6 offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.

All the instructions belonging to a given type are presented in individual tables.

**Load & Store.** These instructions use one, two or three bytes depending on the addressing mode. For LOAD, one operand is the Accumulator and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate, one operand can be any of the 256 data space bytes while the other is always immediate data.

**Table 16. Load & Store Instructions** 

Instruction	Addressing Mode	Bytes	Cycles	Flags	
instruction	Addressing Mode	Bytes	Cycles	Z	С
LD A, X	Short Direct	1	4	Δ	*
LD A, Y	Short Direct	1	4	Δ	*
LD A, V	Short Direct	1	4	Δ	*
LD A, W	Short Direct	1	4	Δ	*
LD X, A	Short Direct	1	4	Δ	*
LD Y, A	Short Direct	1	4	Δ	*
LD V, A	Short Direct	1	4	Δ	*
LD W, A	Short Direct	1	4	Δ	*
LD A, rr	Direct	2	4	Δ	*
LD rr, A	Direct	2	4	Δ	*
LD A, (X)	Indirect	1	4	Δ	*
LD A, (Y)	Indirect	1	4	Δ	*
LD (X), A	Indirect	1	4	Δ	*
LD (Y), A	Indirect	1	4	Δ	*
LDI A, #N	Immediate	2	4	Δ	*
LDI rr, #N	Immediate	3	4	*	*

#### Legend:

X, Y Index Registers,

V, W Short Direct Registers

# Immediate data (stored in ROM memory)

rr Data space register

 $\Delta$  Affected

\* Not Affected

# **INSTRUCTION SET** (Cont'd)

Arithmetic and Logic. These instructions are used to perform arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while, depending on the addressing mode, the other can be

either a data space memory location or an immediate value. In CLR, DEC, INC instructions the operand can be any of the 256 data space addresses. In COM, RLC, SLA the operand is always the accumulator.

Table 17. Arithmetic & Logic Instructions

Instruction	Addressing Mode	Pytos	Cycles	Fla	Flags		
instruction	Addressing Mode	Bytes	Cycles	Z	С		
ADD A, (X)	Indirect	1	4	Δ	Δ		
ADD A, (Y)	Indirect	1	4	Δ	Δ		
ADD A, rr	Direct	2	4	Δ	Δ		
ADDI A, #N	Immediate	2	4	Δ	Δ		
AND A, (X)	Indirect	1	4	Δ	Δ		
AND A, (Y)	Indirect	1	4	Δ	Δ		
AND A, rr	Direct	2	4	Δ	Δ		
ANDI A, #N	Immediate	2	4	Δ	Δ		
CLR A	Short Direct	2	4	Δ	Δ		
CLR r	Direct	3	4	*	*		
COM A	Inherent	1	4	Δ	Δ		
CP A, (X)	Indirect	1	4	Δ	Δ		
CP A, (Y)	Indirect	1	4	Δ	Δ		
CP A, rr	Direct	2	4	Δ	Δ		
CPI A, #N	Immediate	2	4	Δ	Δ		
DEC X	Short Direct	1	4	Δ	*		
DEC Y	Short Direct	1	4	Δ	*		
DEC V	Short Direct	1	4	Δ	*		
DEC W	Short Direct	1	4	Δ	*		
DEC A	Direct	2	4	Δ	*		
DEC rr	Direct	2	4	Δ	*		
DEC (X)	Indirect	1	4	Δ	*		
DEC (Y)	Indirect	1	4	Δ	*		
INC X	Short Direct	1	4	Δ	*		
INC Y	Short Direct	1	4	Δ	*		
INC V	Short Direct	1	4	Δ	*		
INC W	Short Direct	1	4	Δ	*		
INC A	Direct	2	4	Δ	*		
INC rr	Direct	2	4	Δ	*		
INC (X)	Indirect	1	4	Δ	*		
INC (Y)	Indirect	1	4	Δ	*		
RLC A	Inherent	1	4	Δ	Δ		
SLA A	Inherent	2	4	Δ	Δ		
SUB A, (X)	Indirect	1	4	Δ	Δ		
SUB A, (Y)	Indirect	1	4	Δ	Δ		
SUB A, rr	Direct	2	4	Δ	Δ		
SUBI A, #N	Immediate	2	4	Δ	Δ		

Notes:

X,Y Index Registers V, W Short Direct Registers

Affected

Immediate data (stored in ROM memory)

Not Affected

rr Data space register

# **INSTRUCTION SET** (Cont'd)

Conditional Branch. Branch instructions perform a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in Data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

Control Instructions. Control instructions control microcontroller operations during program execu-

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutine calls to any location in the whole program space.

**Table 18. Conditional Branch Instructions** 

Instruction	Branch If	Bytes	Cycles	Fla	igs	
Instruction	Dianell II	Dytes	Cycles	Z	С	
JRC e	C = 1	1	2	*	*	
JRNC e	C = 0	1	2	*	*	
JRZ e	Z = 1	1	2	*	*	
JRNZ e	Z = 0	1	2	*	*	
JRR b, rr, ee	Bit = 0	3	5	*	Δ	
JRS b, rr, ee	Bit = 1	3	5	*	Δ	

# Notes

- 3-bit address h
- 5 bit signed displacement in the range -15 to +16
- 8 bit signed displacement in the range -126 to +129
- rr Data space register
- Affected. The tested bit is shifted into carry.  $\Delta$
- Not Affected

**Table 19. Bit Manipulation Instructions** 

Instruction	Addressing Mode	Bytes	Cycles	Fla	ıgs
instruction	Addressing wode	Dytes	Cycles	Z	С
SET b,rr	Bit Direct	2	4	*	*
RES b,rr	Bit Direct	2	4	*	*

- Notes:
  b 3-bit address
- Data space register

Not Affected

Bit Manipulation Instructions should not be used on Port Data Registers and any registers with read only and/or write only bits (see I/O port

**Table 20. Control Instructions** 

Instruction	Addressing Mode	Bytes	Cycles	Flags			
instruction	Addressing wode	Bytes	Cycles	Z	С		
NOP	Inherent	1	2	*	*		
RET	Inherent	1	2	*	*		
RETI	Inherent	1	2	Δ	Δ		
STOP (1)	Inherent	1	2	*	*		
WAIT	Inherent	1	2	*	*		

#### Notes:

This instruction is deactivated and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.

Affected \*Not Affected

Table 21. Jump & Call Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags			
mstruction	Addressing Mode	Dytes	Cycles	Z	С		
CALL abc	Extended	2	4	*	*		
JP abc	Extended	2	4	*	*		

# Notes:

abc 12-bit address Not Affected




Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

_	0		1		2		3		4			5			6			7	LOW
	0000		0001						010			0101			0110				Н
2	JRNZ	4		2		5		2	۵	JRZ		#		2	۵	JRC	4		0
1	pcr	2	ext	1		3	bt	1		pcr		Tr.		1		prc	1	ind	0000
2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2		JRC	4	LDI	1
		0		,		٦		4	е		,	Х	ام م		е		2		0001
						-					1		sa	_		_			
-	e	7	abc	_	е	ľ	-	_	е	0112		#		_	е	01.0	7		2 0010
1	pcr	2	ext	1	pcr	3	bt	1		pcr				1		prc	1	ind	0010
2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2		JRC	4	CPI	3
L		_				<u>ر</u> ا					,	a,x			е		_		0011
						_					1		sa						
_	e	_	abc	_	e			_	е	JIV		#		_	е	5110	_		4
1	pcr	2	ext	1	pcr	3	bt	1	_	pcr				1	_	prc	1	ind	0100
2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		INC	2		JRC	4	ADDI	5
	е		abc		е		b2,rr,ee		е			У			е			a,nn	0101
_		_		_		_					1		sd	_		_			
2		4		2		5		2	е	JRZ		#		2	е	JRC	4		6
1	-	2	ext	1		3	bt	1	C	pcr		"		1	C	prc	1	ind	0110
2	JRNZ	4	CALL	2	JRNC	5	JRS	2			4		LD	2		JRC			_
	е		abc		е		b6,rr,ee		е			а,у			е			#	7 0111
1	pcr	2	ext	_	pcr	3	bt	1		pcr	1		sd	1		prc			
2	-	4		2		5	_	2	^	JRZ		#		2	•	JRC	4		8
1		2		1		3		1	Е	pcr		#		1	Е	prc	1		1000
2	RNZ	4	CALL	2	JRNC	_	JRS	2		<u> </u>	4		INC	2		JRC	Ť		_
	е		abc		е		b1,rr,ee		е			٧			е			#	9 1001
1	pcr	2	ext	_	pcr	3	bt	1			1		sd	1		prc	_		
2		4		2		5		2		JRZ		щ		2		JRC	4		A
1	-	2		1		2		1	е	ncr		#		1	е	nrc	1		1010
2		_				_					4		LD	2		JRC	4		
1 -		4	OALL	_	JRNC	ı							-	1					В
	e	4	abc	_	e e	ľ	b5,rr,ee	_	е	-	·	a,v			е			a,nn	
1	e pcr	2	abc ext	1	e pcr	3	b5,rr,ee bt	1	е	pcr	1	a,v	sd	1	е	prc	2	imm	1011
1 2	e pcr JRNZ	-	abc ext CALL		e pcr JRNC		b5,rr,ee bt JRR						sd	1		prc JRC	2	imm SUB	
2	e pcr JRNZ e	2	abc ext CALL abc	1	e pcr JRNC e	3	b5,rr,ee bt JRR b3,rr,ee	2	e e	pcr JRZ		#	sd	2	e e	JRC	4	imm SUB a,(x)	1011
2	e pcr JRNZ e pcr	2 4 2	abc ext CALL abc ext	1 2 1	e pcr JRNC e pcr	3 5 3	b5,rr,ee bt JRR b3,rr,ee bt	1 2 1		pcr JRZ pcr	1	#		2		JRC prc	4	SUB a,(x) ind	1011 C
2	e pcr JRNZ e	2	abc ext CALL abc	1	e pcr JRNC e	3	b5,rr,ee bt JRR b3,rr,ee	2		pcr JRZ		#	sd	2		JRC	4	imm SUB a,(x)	1011 C 1100
1 2 1	e pcr JRNZ e pcr JRNZ	2 4 2	ext CALL abc ext CALL	1 2 1 2	e pcr JRNC e pcr JRNC e pcr	3 5 3	b5,rr,ee bt JRR b3,rr,ee bt JRS b3,rr,ee bt	1 2 1 2	е	pcr JRZ pcr	1	#		2 1 2	е	JRC prc	4	SUB a,(x) ind SUBI	1011 C 1100
1 2	e pcr JRNZ e pcr JRNZ e pcr JRNZ JRNZ	2 4 2 4	abc ext CALL abc ext CALL abc cabc cALL abc cat CALL	1 2 1 2	e pcr JRNC e pcr JRNC e pcr JRNC JRNC	3 5 3 5	b5,rr,ee bt JRR b3,rr,ee bt JRS b3,rr,ee bt JRR	1 2 1 2	e e	pcr JRZ pcr JRZ	1	# W	INC	2	e e	JRC prc JRC	1 4	imm SUB a,(x) ind SUBI a,nn imm DEC	1011 C 1100 D 1101
1 2 1 2	e pcr JRNZ e pcr JRNZ e pcr JRNZ e pcr JRNZ e pcr	2 4 2 4 2 4	abc ext CALL abc ext CALL abc cALL abc cALL abc cALL abc	1 2 1 2 1 2	e pcr JRNC e pcr JRNC e pcr JRNC e pcr JRNC e	3 5 3 5	b5,rr,ee bt JRR b3,rr,ee bt JRS b3,rr,ee bt JRR b7,rr,ee	1 2 1 2 1 2	е	pcr JRZ pcr JRZ pcr	1	#	INC	2 1 2 1 2	е	JRC prc JRC prc JRC	4 1 4 2 4	imm SUB a,(x) ind SUBI a,nn imm DEC (x)	1011 C 1100
2 1 2 1 2	e pcr JRNZ e pcr JRNZ e pcr JRNZ e pcr JRNZ e pcr	2 4 2 4 2 4 2	abc ext CALL abc ext CALL abc ext CALL abc ext CALL abc ext	1 2 1 2 1 2	e pcr JRNC e pcr JRNC e pcr JRNC e pcr JRNC e pcr	3 5 3 5 3 5	b5,rr,ee bt JRR b3,rr,ee bt JRS b3,rr,ee bt JRR b7,rr,ee bt	1 2 1 2 1 2	e e	pcr JRZ pcr JRZ pcr JRZ	4	# W	INC sd	2 1 2 1 2	e e	JRC prc JRC prc prc	4 1 4 2	imm SUB a,(x) ind SUBI a,nn imm DEC	1011 C 1100 D 1101
1 2 1 2	e pcr JRNZ e pcr JRNZ e pcr JRNZ e pcr JRNZ e pcr	2 4 2 4 2 4	abc ext CALL abc ext CALL abc cALL abc cALL abc cALL abc	1 2 1 2 1 2	e pcr JRNC e pcr JRNC e pcr JRNC e pcr JRNC e	3 5 3 5	b5,rr,ee bt JRR b3,rr,ee bt JRS b3,rr,ee bt JRR b7,rr,ee	1 2 1 2 1 2	e e	pcr JRZ pcr JRZ pcr	1	# W	INC	2 1 2 1 2	e e	JRC prc JRC prc JRC	4 1 4 2 4	imm SUB a,(x) ind SUBI a,nn imm DEC (x)	1011 C 1100 D 1101
	1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 1 2 1	0 0000  2 JRNZ e 1 pcr	00000	0         1           00000         00001           2         JRNZ         4         CALL           e         abc         1         pcr         2         ext           2         JRNZ         4         CALL         e         abc         1         pcr         2         ext           2         JRNZ         4         CALL         e         abc         1         pcr         2         ext           2         JRNZ         4         CALL         e         abc         1         pcr         2         ext         2         JRNZ         4         CALL         e         abc         1         pcr         2         ext         2         JRNZ         4         CALL         e         abc         1         pcr         2         ext         2         JRNZ         4         CALL         e         abc         1         pcr         2         ext         2         JRNZ         4         CALL         e         abc         1         pcr         2         ext         2         JRNZ         4         CALL         e         abc         1         pcr         2         ext         2	0         1           00000         00001           2         JRNZ         4         CALL         2           abc         1         pcr         2         ext         1           2         JRNZ         4         CALL         2           abc         1         pcr         2         ext         1           2         JRNZ         4         CALL         2         ex	0         1         2           00000         00010         00010           2         JRNZ         4         CALL         2         JRNC           1         pcr         2         ext         1         pcr           2         JRNZ         4         CALL         2         JRNC           e         abc         e         e         abc         e           1         pcr         2         ext         1         pcr           2         JRNZ         4         CALL         2         JRNC           e         abc         e         e         abc         e           1         pcr         2         ext         1         pcr           2         JRNZ         4         CALL         2         JRNC           e         abc         e         e         abc         e           1         pcr         2         ext         1         pcr           2         JRNZ         4         CALL         2         JRNC           e         abc         e         e         e           1         pcr         2         ext <td>0         1         2           00000         00010         2           2         JRNZ         4         CALL         2         JRNC         5           1         pcr         2         ext         1         pcr         3           2         JRNZ         4         CALL         2         JRNC         5           e         abc         e         1         pcr         3           2         JRNZ         4         CALL         2         JRNC         5           e         abc         e         e         3         2         JRNC         5           e         abc         e         e         1         pcr         3         2         JRNC         5           e         abc         e         e         abc         e         1         pcr         3         3         3         3         3         3         3         3         3         3         3         4         CALL         2         JRNC         5         6         1         pcr         3         3         3         3         3         3         3         3         3</td> <td>0000         1 0001         2 0010         3 0011           2 JRNZ   4 CALL   2 JRNC   6  JRR b0,rr,ee   1 pcr   2 ext   1 pcr   3 bt   2 JRNC   6 JRS e   6 JRS e   6 JRS   6 JRS</td> <td>One         1 0001         2 0010         3 0011           2 JRNZ 4 CALL 2 e abc e b0,rr,ee         4 CALL 2 JRNC 5 JRR 2 b0,rr,ee         2 b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRS 2 b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRS 2 b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRR 2 bb,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRR 2 bb,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e bb,rr,ee         6 b4,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b4,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e bb,rr,ee         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b6,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e b6,rr,ee         1 pcr 2 ext 1 pcr 3 bt 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e abc e b6,rr,ee         1 pcr 3 bt 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e abc e b6,rr,ee         1 pcr 3 bt 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 E abc e b6,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1</td> <td>0         1         2         3         4         010           2         JRNZ         4         CALL         2         JRNC         5         JRR         2           e         abc         e         b0,rr,ee         e         e           1         pcr         2         ext         1         pcr         3         bt         1           2         JRNZ         4         CALL         2         JRNC         5         JRS         2           e         abc         e         b0,rr,ee         e         e           1         pcr         2         ext         1         pcr         3         bt         1           2         JRNZ         4         CALL         2         JRNC         5         JRS         2           e         abc         e         b4,rr,ee         e         e         b4,rr,ee         e           1         pcr         2         ext         1         pcr         3         bt         1           2         JRNZ         4         CALL         2         JRNC         5         JRS         2           e         abc</td> <td>0000         1 0001         2 0010         3 0011         4 0100           2 JRNZ   4</td> <td>0000         1 0001         2 0010         3 0011         4 0100           2 JRNZ e abc         4 CALL abc         2 JRNC b0,rr,ee         5 JRR b0,rr,ee         e e b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr         2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e b0,rr,ee         e e b0,rr,ee         e e b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         2 JRNZ 4 CALL 2 JRNC 5 JRR 2 JRZ e b4,rr,ee         e b4,rr,ee         e e b4,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 3 bt 1 pcr 4 e abc         e b4,rr,ee         e b4,rr,ee         e b4,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e b2,rr,ee         e b2,rr,ee         e b2,rr,ee         e b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         pcr 2 st 1 pcr 3 bt 1 pcr 1         pcr 2 st 1 pcr 3 bt 1 pcr 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e b2,rr,ee         e b2,rr,ee         e b2,rr,ee         e b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         pcr 2 st 1 pcr 3 bt 1 pcr 1         pcr 2 JRZ 4 cALL 2 JRNC 5 JRS 2 JRZ 4 e b6,rr,ee         e b6,rr,ee         e b6,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 cALL 2 JRNC 5 JRS 2 JRZ 4 e b6,rr,ee         e b6,rr,ee</td> <td>0000         1 0001         2 0010         3 011         4 0100         5 0101           2 JRNZ 4 CALL 2 JRNC 5 JRN 2 DAD, rr, ee         e         b0, rr, ee         e         #           1 pcr 2 ext 1 pcr 3 bt 1 pcr         b0, rr, ee         e         #           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e         e         b0, rr, ee         e         x           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         pcr 1 pcr 2         pcr 2         pcr 2         pcr 2         pcr 3 pcr 2         pcr 2         pcr 2         pcr 3 pcr 2         pc</td> <td>  Note</td> <td>  Note</td> <td>  Note</td> <td>  O</td> <td>  O</td> <td>  Note</td>	0         1         2           00000         00010         2           2         JRNZ         4         CALL         2         JRNC         5           1         pcr         2         ext         1         pcr         3           2         JRNZ         4         CALL         2         JRNC         5           e         abc         e         1         pcr         3           2         JRNZ         4         CALL         2         JRNC         5           e         abc         e         e         3         2         JRNC         5           e         abc         e         e         1         pcr         3         2         JRNC         5           e         abc         e         e         abc         e         1         pcr         3         3         3         3         3         3         3         3         3         3         3         4         CALL         2         JRNC         5         6         1         pcr         3         3         3         3         3         3         3         3         3	0000         1 0001         2 0010         3 0011           2 JRNZ   4 CALL   2 JRNC   6  JRR b0,rr,ee   1 pcr   2 ext   1 pcr   3 bt   2 JRNC   6 JRS e   6 JRS e   6 JRS   6 JRS	One         1 0001         2 0010         3 0011           2 JRNZ 4 CALL 2 e abc e b0,rr,ee         4 CALL 2 JRNC 5 JRR 2 b0,rr,ee         2 b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRS 2 b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRS 2 b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRR 2 bb,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         5 JRR 2 bb,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e bb,rr,ee         6 b4,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b4,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e bb,rr,ee         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         6 b6,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1         1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e b6,rr,ee         1 pcr 2 ext 1 pcr 3 bt 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e abc e b6,rr,ee         1 pcr 3 bt 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 e abc e b6,rr,ee         1 pcr 3 bt 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 E abc e b6,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1	0         1         2         3         4         010           2         JRNZ         4         CALL         2         JRNC         5         JRR         2           e         abc         e         b0,rr,ee         e         e           1         pcr         2         ext         1         pcr         3         bt         1           2         JRNZ         4         CALL         2         JRNC         5         JRS         2           e         abc         e         b0,rr,ee         e         e           1         pcr         2         ext         1         pcr         3         bt         1           2         JRNZ         4         CALL         2         JRNC         5         JRS         2           e         abc         e         b4,rr,ee         e         e         b4,rr,ee         e           1         pcr         2         ext         1         pcr         3         bt         1           2         JRNZ         4         CALL         2         JRNC         5         JRS         2           e         abc	0000         1 0001         2 0010         3 0011         4 0100           2 JRNZ   4	0000         1 0001         2 0010         3 0011         4 0100           2 JRNZ e abc         4 CALL abc         2 JRNC b0,rr,ee         5 JRR b0,rr,ee         e e b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr         2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e b0,rr,ee         e e b0,rr,ee         e e b0,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         2 JRNZ 4 CALL 2 JRNC 5 JRR 2 JRZ e b4,rr,ee         e b4,rr,ee         e e b4,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 3 bt 1 pcr 4 e abc         e b4,rr,ee         e b4,rr,ee         e b4,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e b2,rr,ee         e b2,rr,ee         e b2,rr,ee         e b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         pcr 2 st 1 pcr 3 bt 1 pcr 1         pcr 2 st 1 pcr 3 bt 1 pcr 1           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e b2,rr,ee         e b2,rr,ee         e b2,rr,ee         e b2,rr,ee           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         pcr 2 st 1 pcr 3 bt 1 pcr 1         pcr 2 JRZ 4 cALL 2 JRNC 5 JRS 2 JRZ 4 e b6,rr,ee         e b6,rr,ee         e b6,rr,ee           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 cALL 2 JRNC 5 JRS 2 JRZ 4 e b6,rr,ee         e b6,rr,ee	0000         1 0001         2 0010         3 011         4 0100         5 0101           2 JRNZ 4 CALL 2 JRNC 5 JRN 2 DAD, rr, ee         e         b0, rr, ee         e         #           1 pcr 2 ext 1 pcr 3 bt 1 pcr         b0, rr, ee         e         #           2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 e         e         b0, rr, ee         e         x           1 pcr 2 ext 1 pcr 3 bt 1 pcr 1         pcr 1 pcr 2         pcr 2         pcr 2         pcr 2         pcr 3 pcr 2         pcr 2         pcr 2         pcr 3 pcr 2         pc	Note	Note	Note	O	O	Note

Abbreviations for Addressing Modes: Legend:
dir Direct # Indicates Illegal Instructions
sd Short Direct e 5-bit Displacement
imm Immediate b 3-bit Address
inh Inherent rr 1-byte Data space address
ext Extended nn 1-byte immediate data
b.d Bit Direct abc 12-bit address

\*\*Pit Toet\*\* bt Bit Test

8-bit displacement ee



Program Counter Relative Indirect

pcr ind


Opcode Map Summary (Continued)

LOW		0		_			^				_			_		_			_	LOW
HI		8 1000		9 1001			A 1010		B 1011		110	0		D 1101		1110	0		F 1111	HI
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	LDI	2		JRC	4	LD	
0 0000		е		abc			е		b0,rr		е			rr,nn		е			a,(y)	0 0000
0000	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	3	imm	1		prc	1	ind	0000
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2		JRC	4	LD	
1		е		abc			е		b0,rr		е			Х		е			a,rr	1 0001
0001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	0001
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	COM	2		JRC	4	СР	
2		е		abc			е		b4,rr		е			а		е			a,(y)	2
0010	1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1		prc	1	ind	0010
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2		JRC	4	CP	
3		е		abc			е		b4,rr	е		-		x,a		е			a,rr	3
0011	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	0011
	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RETI	2		JRC	4	ADD	
4	_	e	·	abc	٠,	-	е	Ι΄	b2,rr	_	е	J. \_	_		-	е	20	·	a,(y)	4
0100	1	pcr	2	abo	ext	1	pcr	2	b.d	1	C	pcr	1	inh	1	C	prc	1	ind	0100
	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2		JRC	4	ADD	
5	_	e	4	abc	JI	_	e	-	b2,rr	_	е	JINZ	4		-	е	JING	4	a,rr	5
0101	1	pcr	2	abc	ext	1	pcr	2	b.d	1	C	ner	1	y sd	1	C	prc	2	a,11 dir	0101
	2	JRNZ	4		JP	2	JRNC	4	RES	2		pcr JRZ	2	STOP	2		JRC	4	INC	
6	_	e e	4	abc	JP	_	e	4	b6,rr		е	JKZ	2	3101	-	е	JKC	4		6
0110	1	-	2	abc	0.4	4		٦	,	4	е	nor	4	inh	,	е	nro	4	(y)	0110
	2	pcr	2		ext JP	1	pcr	2	b.d	1		pcr	1	inh LD	2		prc	1	ind	
7	2	JRNZ	4	-1	JP	2	JRNC	4	SET	2		JRZ	4				JRC	4	INC	7
0111	١.	е		abc		١.	е		b6,rr		е			у,а	l.	е			rr	0111
	1	pcr	2		ext	_	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	
8	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ			2		JRC	4	LD	8
1000		е	_	abc			е		b1,rr		е			#	١.	е			(y),a	1000
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1		prc	1	ind	
9	2	RNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2		JRC	4	LD	9
1001		е		abc			е		b1,rr		е			V		е			rr,a	1001
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	
Α	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	RCL	2		JRC	4	AND	Α
1010		е		abc			е		b5,rr		е			а		е			a,(y)	1010
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1		prc	1	ind	
В	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2		JRC	4	AND	В
1011		е		abc			е		b5,rr		е			v,a		е			a,rr	1011
	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	
		JRNZ			JР	2	JRNC	4	RES	2		JRZ	2	RET	2		JRC	4	SUB	С
	2	JKINZ	4		JI.				I- O		е					е			a,(y)	1100
C 1100	2	e	4	abc	Ji		е		b3,rr						ı	-				1 1 1 0 0
C 1100	1	e pcr	4	abc	ext	1	pcr	2	b.d	1		pcr	1	inh	1		prc	1	ind	1100
1100		е	-	abc	-	1		2		1		pcr JRZ	4	inh DEC	1		prc JRC	1		
1100 D	1	e pcr	2	abc	ext	_	pcr	_	b.d		е		·		_	e	_	_	ind	D
1100	1	e pcr JRNZ	2		ext	2	pcr JRNC	_	b.d SET		e		4	DEC	_		_	_	ind SUB	
D 1101	1	e pcr JRNZ e	2		ext	2	pcr JRNC e	4	b.d SET b3,rr	2	е	JRZ	4	DEC w	2		JRC	4	ind SUB a,rr	D 1101
D 1101 E	1 2 1	e pcr JRNZ e pcr	2 4 2		ext JP ext	2	pcr JRNC e pcr	4	b.d SET b3,rr b.d	2	e	JRZ pcr	4	DEC w sd	2		JRC	4	ind SUB a,rr dir DEC	D 1101 E
D 1101	1 2 1	e pcr JRNZ e pcr JRNZ	2 4 2	abc	ext JP ext	2	pcr JRNC e pcr JRNC	4	b.d SET b3,rr b.d RES	2		JRZ pcr	4	DEC w sd	2	е	JRC	4	ind SUB a,rr dir	D 1101
D 1101 E 1110	1 2 1 2	e pcr JRNZ e pcr JRNZ e	2 4 2 4	abc	ext JP ext JP	2	pcr JRNC e pcr JRNC e	4 2 4	b.d SET b3,rr b.d RES b7,rr	2 1 2		JRZ pcr JRZ	1 2	DEC w sd WAIT	1 2	е	JRC prc JRC	4 2 4	ind SUB a,rr dir DEC (y)	D 1101 E 1110
1100 D 1101	1 2 1 2	e pcr JRNZ e pcr JRNZ e pcr	2 4 2 4	abc	ext JP ext JP	2 1 2	pcr JRNC e pcr JRNC e pcr	4 2 4 2	b.d SET b3,rr b.d RES b7,rr	2 1 2		JRZ pcr JRZ pcr	1 2	DEC w sd WAIT inh	1 2	е	JRC prc JRC prc	4 2 4	ind SUB a,rr dir DEC (y) ind	D 1101 E

Abbreviations for Addressing Modes:

dir Direct # Indicates Illegal Instructions
sd Short Direct e 5-bit Displacement
imm Immediate b 3-bit Address
inh Inherent rr 1-byte Data space address
ext Extended nn 1-byte immediate data
b.d Bit Direct abc 12-bit address
bt Bit Test ee 8-bit Displacement

Program Counter Relative Indirect pcr ind



# 11 ELECTRICAL CHARACTERISTICS

# 11.1 PARAMETER CONDITIONS

Unless otherwise specified, all voltages are referred to  $V_{SS}$ .

#### 11.1.1 Minimum and Maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A$ =25°C and  $T_A$ = $T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

# 11.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A=25^{\circ}C$ ,  $V_{DD}=5V$  (for the  $4.5V \le V_{DD} \le 5.5V$  voltage range) and  $V_{DD}=3.3V$  (for the  $3V \le V_{DD} \le 3.6V$  voltage range). They are given only as design guidelines and are not tested.


#### 11.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 11.1.4 Loading capacitor

The loading conditions used for pin parameter measurement is shown in Figure 36.


Figure 36. Pin loading conditions



11.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 37.

Figure 37. Pin input voltage



#### 11.2 ABSOLUTE MAXIMUM RATINGS

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these condi-

tions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# 11.2.1 Voltage Characteristics

Symbol	Ratings	Maximum value	Unit
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	7	
V <sub>IN</sub>	Input voltage on any pin 1) & 2)	$V_{SS}$ -0.3 to $V_{DD}$ +0.3	V
V <sub>ESD(HBM)</sub>	Electro-static discharge voltage (Human Body Model)	3500	

#### 11.2.2 Current Characteristics

Symbol	Ratings	Maximum value	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power lines (source) 3)	80	
l <sub>vss</sub>	Total current out of V <sub>SS</sub> ground lines (sink) 3)	100	
	Output current sunk by any standard I/O and control pin	20	
I <sub>IO</sub>	Output current sunk by any high sink I/O pin	40	mA
	Output current source by any I/Os and control pin	15	
I <sub>INJ(PIN)</sub> 2) & 4)	Injected current on RESET pin	±5	
'INJ(PIN)	Injected current on any other pin	±5	

#### 11.2.3 Thermal Characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-60 to +150	°C
TJ	Maximum junction temperature (see THERMAL CHARACTERISTICS section)		

#### **Notes**

- 1. Directly connecting the RESET and I/O pins to V<sub>DD</sub> or V<sub>SS</sub> could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7kΩ for RESET, 10kΩ for I/Os). Unused I/O pins must be tied in the same way to V<sub>DD</sub> or V<sub>SS</sub> according to their reset configuration.
- 2. When the current limitation is not possible, the  $V_{IN}$  absolute maximum rating must be respected, otherwise refer to  $I_{INJ(PIN)}$  specification. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .
- 3. Power (V<sub>DD</sub>) and ground (V<sub>SS</sub>) lines must always be connected to the external supply.
- 4. Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken:
  - Analog input pins must have a negative injection less than 1mA (assuming that the impedance of the analog voltage is lower than the specified limits).
  - Pure digital pins must have a negative injection less than 1mA. In addition, it is recommended to inject the current as far as possible from the analog input pins.

# 11.3 OPERATING CONDITIONS


# 11.3.1 General Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	Supply voltage	see Figure 38	3.0	6	V
		V <sub>DD</sub> =3.0V, 1 & 6 Suffix	0 1)	4	
f	Oscillator frequency	V <sub>DD</sub> =3.0V, 3 Suffix	0 1)	4	MHz
fosc	Oscillator frequency	V <sub>DD</sub> =3.6V, 1 & 6Suffix	0 <sup>1)</sup>	8	IVIITZ
		V <sub>DD</sub> =3.6V, 3 Suffix	0 <sup>1)</sup>	4	
		f <sub>OSC</sub> =4MHz, 1 & 6 Suffix	3.0	6.0	
\	Operating Supply Voltage	f <sub>OSC</sub> =4MHz, 3 Suffix	3.0	6.0	V
V <sub>DD</sub>	Operating Supply Voltage	f <sub>OSC</sub> =8MHz, 1 & 6 Suffix	3.6	6.0	V
		f <sub>OSC</sub> =8MHz, 3 Suffix	4.5	6.0	
		1 Suffix Version	0	70	
T <sub>A</sub>	Ambient temperature range	6 Suffix Version	-40	85	°C
		3 Suffix Version	-40	125	

#### Notes:

- 1. An oscillator frequency above 1.2MHz is recommended for reliable A/D results.
- 2. Operating conditions with  $T_A$ =-40 to +125°C.

Figure 38.  $f_{OSC}$  Maximum Operating Frequency Versus  $V_{DD}$  Supply Voltage for OTP & ROM devices



- 1. In this area, operation is guaranteed at the quartz crystal frequency.
- 2. When the OSG is disabled, operation in this area is guaranteed at the crystal frequency. When the OSG is enabled, operation in this area is guaranteed at a frequency of at least  $f_{OSG}$  Min.
- 3. When the OSG is disabled, operation in this area is guaranteed at the quartz crystal frequency. When the OSG is enabled, access to this area is prevented. The internal frequency is kept at  $f_{OSG}$ .

# **OPERATING CONDITIONS (Cont'd)**

# 11.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub>.

Symbol	Parameter	Condition s	Min	Typ 1)	Max	Unit
V <sub>IT+</sub>	Reset release threshold (V <sub>DD</sub> rise)		3.9	4.1	4.3	\/
V <sub>IT-</sub>	Reset generation threshold (V <sub>DD</sub> fall)		3.6	3.8	4	
$V_{hys}$	LVD voltage threshold hysteresis	$V_{IT+}-V_{IT-}$	50	300	700	mV
Vt <sub>POR</sub>	V <sub>DD</sub> rise time rate <sup>2)</sup>					mV/s
t <sub>g(VDD)</sub>	Filtered glitch delay on V <sub>DD</sub> 3)	Not detected by the LVD		30		ns

#### Notes:

- 1. LVD typical data are based on  $T_A$ =25°C. They are given only as design guidelines and are not tested.
- 2. The minimum  $V_{DD}$  rise time rate is needed to insure a correct device power-on and LVD reset. Not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 39. LVD Threshold Versus V<sub>DD</sub> and f<sub>OSC</sub><sup>3)</sup>




Figure 40. Typical LVD Thresholds Versus Temperature for OTP devices





Figure 41. Typical LVD thresholds vs. Temperature for ROM devices



# 11.4 SUPPLY CURRENT CHARACTERISTICS

The following current consumption specified for the ST6 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for STOP mode for which the clock is stopped).

# **11.4.1 RUN Modes**

Symbol	Parameter		Conditions	Typ 1)	Max <sup>2)</sup>	Unit
I <sub>DD</sub>	Supply current in RUN mode <sup>3)</sup> (see Figure 42 & Figure 43)	4.5V≤V <sub>DD</sub> ≤5.5V	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	0.5 1.3 1.6 2.2 3.3	0.7 1.7 2.4 3.3 4.8	mA
	Supply current in RUN mode <sup>3)</sup> (see Figure 42 & Figure 43)	3V≤V <sub>DD</sub> ≤3.6V	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	0.3 0.6 0.9 1.0 1.8	0.4 0.8 1.2 1.5 2.3	

#### Notes

- 1. Typical data are based on T<sub>A</sub>=25°C, V<sub>DD</sub>=5V (4.5V $\leq$ V<sub>DD</sub> $\leq$ 5.5V range) and V<sub>DD</sub>=3.3V (3V $\leq$ V<sub>DD</sub> $\leq$ 3.6V range).
- 2. Data based on characterization results, tested in production at  $V_{DD}$  max. and  $f_{OSC}$  max.
- 3. CPU running with memory access, all I/O pins in input with pull-up mode (no load), all peripherals in reset state; clock input (OSC<sub>IN</sub>) driven by external square wave, OSG and LVD disabled, option bytes not programmed.

Figure 42. Typical I<sub>DD</sub> in RUN vs. f<sub>CPU</sub>





Figure 43. Typical  $I_{DD}$  in RUN vs. Temperature  $(V_{DD} = 5V)$ 



# 11.4.2 WAIT Modes

Symbol	Parameter			Conditions	Typ 1)	Max <sup>2)</sup>	Unit
	Supply current in WAIT mode <sup>3)</sup> Option bytes not programmed (see Figure 44)		devices	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	330 350 370 410 480	550 600 650 700 800	
	Supply current in WAIT mode <sup>3)</sup> Option bytes programmed to 00H (see Figure 45)	4.5V≤V <sub>DD</sub> ≤5.5V	D dTO	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	18 26 41 57 70	60 80 120 180 200	
	Supply current in WAIT mode <sup>3)</sup> (see Figure 46)	4	ROM devices	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	190 210 240 280 350	300 350 400 500 600	
I <sub>DD</sub>	Supply current in WAIT mode <sup>3)</sup> Option bytes not programmed (see Figure 44)		devices	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	80 90 100 120 150	120 140 150 200 250	μА
	Supply current in WAIT mode <sup>3)</sup> Option bytes programmed to 00H (see Figure 45)	3V≤V <sub>DD</sub> ≤3.6V	OTP d	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	5 8 16 18 20	30 40 50 60 100	
	Supply current in WAIT mode <sup>3)</sup> Option bytes not programmed (see Figure 46)		ROM devices	f <sub>OSC</sub> =32kHz f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MHz f <sub>OSC</sub> =8MHz	60 65 80 100 130	100 110 120 150 210	

# Notes:

- 1. Typical data are based on  $T_A=25^{\circ}C$ ,  $V_{DD}=5V$  (4.5 $V\le V_{DD}\le 5.5V$  range) and  $V_{DD}=3.3V$  (3 $V\le V_{DD}\le 3.6V$  range). 2. Data based on characterization results, tested in production at  $V_{DD}$  max. and  $f_{OSC}$  max.
- 3. All I/O pins in input with pull-up mode (no load), all peripherals in reset state; clock input (OSC<sub>IN</sub>) driven by external square wave, OSG and LVD disabled.

Figure 44. Typical  $I_{\text{DD}}$  in WAIT vs  $f_{\text{CPU}}$  and Temperature for OTP devices with option bytes not programmed




Figure 45. Typical  $I_{\text{DD}}$  in WAIT vs  $f_{\text{CPU}}$  and Temperature for OTP devices with option bytes programmed to 00H





Figure 46. Typical  $I_{\text{DD}}$  in WAIT vs  $f_{\text{CPU}}$  and Temperature for ROM devices



#### **11.4.3 STOP Mode**

Symbol	Parameter	Conditions	Typ <sup>1)</sup>	Max	Unit
	Supply current in STOP mode <sup>2)</sup>	OTP devices	0.3	10 <sup>3)</sup> 20 <sup>4)</sup>	μA
IDD	(see Figure 47 & Figure 48)	ROM devices	0.1	2 <sup>3)</sup> 20 <sup>4)</sup>	μΛ

#### Notes:

- 1. Typical data are based on  $V_{DD}$ =5.0V at  $T_A$ =25°C.
- 2. All I/O pins in input with pull-up mode (no load), all peripherals in reset state, OSG and LVD disabled, option bytes programmed to 00H. Data based on characterization results, tested in production at  $V_{DD}$  max. and  $f_{CPU}$  max.
- 3. Maximum STOP consumption for -40°C<Ta<90°C
- 4. Maximum STOP consumption for -40°C<Ta<125°C

Figure 47. Typical  $\rm I_{DD}$  in STOP vs Temperature for OTP devices





Figure 48. Typical  $I_{DD}$  in STOP vs Temperature for ROM devices



# 11.4.4 Supply and Clock System

The previous current consumption specified for the ST6 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for STOP mode).

Symbol	Parameter	Condition	Typ 1)	Max <sup>2)</sup>	Unit	
I <sub>DD(CK)</sub>	Supply current of RC oscillator	f <sub>OSC</sub> =32kHz, f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MH f <sub>OSC</sub> =8MHz	V <sub>DD</sub> =5.0V	230 260 340 480		
		f <sub>OSC</sub> =32kHz, f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MH f <sub>OSC</sub> =8MHz	V <sub>DD</sub> =3.3V 110	80 110 180 320		
	Supply current of resonator oscillator	f <sub>OSC</sub> =32kHz, f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MH f <sub>OSC</sub> =8MHz	V <sub>DD</sub> =5.0V	900 280 240 140 40		μΑ
		f <sub>OSC</sub> =32kHz, f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MH f <sub>OSC</sub> =8MHz	V <sub>DD</sub> =3.3V	120 70 50 20 10		
I <sub>DD(LFAO)</sub>	LFAO supply current 3)		V <sub>DD</sub> =5.0V	102		
I <sub>DD(OSG)</sub>	OSG supply current 4)		V <sub>DD</sub> =5.0V	40		
I <sub>DD(LVD)</sub>	LVD supply current <sup>5)</sup>		V <sub>DD</sub> =5.0V	170		

# 11.4.5 On-Chip Peripherals

Symbol	Parameter	Con	Typ <sup>1)</sup>	Unit	
Inn/Tun	8-bit Timer supply current <sup>6)</sup>	f <sub>OSC</sub> =8MHz	V <sub>DD</sub> =5.0V	170	
IDD(TIM)	o bit Timer supply current	10SC=0M112	V <sub>DD</sub> =3.3V	100	uΑ
I <sub>DD(ADC)</sub>	ADC supply current when converting <sup>7)</sup>	f <sub>OSC</sub> =8MHz	V <sub>DD</sub> =5.0V	80	μΛ
			V <sub>DD</sub> =3.3V	50	

# Notes:

- 1. Typical data are based on T<sub>A</sub>=25°C.
- 2. Data based on characterization results, not tested in production.
- 3. Data based on a differential I<sub>DD</sub> measurement between reset configuration (OSG and LFAO disabled) and LFAO running (also includes the OSG stand alone consumption).
- ${\it 4. Data \ based \ on \ a \ differential \ I_{DD} \ measurement \ between \ reset \ configuration \ with \ OSG \ disabled \ and \ OSG \ enabled.}$
- 5. Data based on a differential  $I_{DD}$  measurement between reset configuration with LVD disabled and LVD enabled.
- 6. Data based on a differential I<sub>DD</sub> measurement between reset configuration (timer disabled) and timer running.
- 7. Data based on a differential I<sub>DD</sub> measurement between reset configuration and continuous A/D conversions.

# 11.5 CLOCK AND TIMING CHARACTERISTICS

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$ .

# 11.5.1 General Timings

Symbol	Parameter	Conditions	Min	Typ <sup>1)</sup>	Max	Unit
t <sub>c(INST)</sub>	Instruction cycle time		2	4	5	t <sub>CPU</sub>
		f <sub>CPU</sub> =8MHz	3.25	6.5	8.125	μs
t <sub>v(IT)</sub>	Interrupt reaction time $^{2)}$ $t_{v(IT)} = \Delta t_{c(INST)} + 6$		6		11	t <sub>CPU</sub>
		f <sub>CPU</sub> =8MHz	9.75		17.875	μs


### 11.5.2 External Clock Source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OSCINH</sub>	OSC <sub>IN</sub> input pin high level voltage		0.7xV <sub>DD</sub>		$V_{DD}$	V
V <sub>OSCINL</sub>	OSC <sub>IN</sub> input pin low level voltage		V <sub>SS</sub>		0.3xV <sub>DD</sub>	V
$t_{w(OSCINH)}$ $t_{w(OSCINL)}$	OSC <sub>IN</sub> high or low time <sup>3)</sup>	see Figure 49				ns
$t_{r(OSCIN)}$ $t_{f(OSCIN)}$	OSC <sub>IN</sub> rise or fall time <sup>3)</sup>					113
IL	OSCx Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			± 2	μΑ

#### Notes:

- 1. Data based on typical application software.
- 2. Time measured between interrupt event and interrupt vector fetch.  $\Delta t_{c(INST)}$  is the number of  $t_{CPU}$  cycles needed to finish the current instruction execution.
- 3. Data based on design simulation and/or technology characteristics, not tested in production.

Figure 49. Typical Application with an External Clock Source



### **CLOCK AND TIMING CHARACTERISTICS (Cont'd)**

### 11.5.3 Crystal and Ceramic Resonator Oscillators

The ST6 internal clock can be supplied with several different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified


typical external components. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Тур	Unit
R <sub>F</sub>	Feedback resistor		3	MΩ
C <sub>L1</sub> C <sub>L2</sub>	Recommended load capacitances versus equiva- lent crystal or ceramic resonator frequency	f <sub>OSC</sub> =32kHz, f <sub>OSC</sub> =1MHz f <sub>OSC</sub> =2MHz f <sub>OSC</sub> =4MH f <sub>OSC</sub> =8MHz	120 47 33 33 22	pF

Oscillator		Typical Crystal or Ceramic Resonators				$C_{L2}$	t <sub>SU(osc)</sub>
Oscillator	Reference		Freq.	Characteristic 1)	[pF]	[pF]	[ms] <sup>1)</sup>
		CSB455E	455KHz	$\Delta f_{OSC}$ =[ $\pm 0.5 KHz_{tolerance}$ , $\pm 0.3\%_{\Delta Ta}$ , $\pm 0.5\%_{aging}$ ]	220	220	
jic	_ ∠	CSB1000J	1MHz	$\Delta f_{OSC}$ =[ $\pm 0.5 KHz_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.5\%_{aging}$ ]	100	100	
Ceramic	₽.	CSTCC2.00MG0H6	2MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.5\%_{\Delta Ta}, \pm 0.3\%_{aging}]$	47	47	
ပိ	$ \leq$	CSTCC4.00MG0H6	4MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.3\%_{aging}]$	47	47	
		CSTCC8.00MG	8MHz	$\Delta f_{OSC} = [\pm 0.5\%_{tolerance}, \pm 0.3\%_{\Delta Ta}, \pm 0.3\%_{aging}]$	15	15	

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2.  $t_{SU(OSC)}$  is the typical oscillator start-up time measured between  $V_{DD}$ =2.8V and the fetch of the first instruction (with a quick  $V_{DD}$  ramp-up from 0 to 5V (<50 $\mu$ s).
- The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value. Refer to crystal/ceramic resonator manufacturer for more details.

Figure 50. Typical Application with a Crystal or Ceramic Resonator



### **CLOCK AND TIMING CHARACTERISTICS** (Cont'd)

### 11.5.4 RC Oscillator

The ST6 internal clock can be supplied with an external RC oscillator.

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
fosc	RC oscillator frequency 1)	4.5V≤V <sub>DD</sub> ≤5.5V	$\begin{array}{l} R_{NET} = 22K\Omega \\ R_{NET} = 47K\Omega \\ R_{NET} = 100K\Omega \\ R_{NET} = 220K\Omega \\ R_{NET} = 470K\Omega \end{array}$	7.2 5.1 3.2 1.8 0.9	8.6 5.7 3.4 1.9 0.95	10 6.5 3.8 2 1.1	MHz
		3V≤V <sub>DD</sub> ≤3.6V	$\begin{array}{l} R_{NET}\text{=}22K\Omega \\ R_{NET}\text{=}47K\Omega \\ R_{NET}\text{=}100K\Omega \\ R_{NET}\text{=}220K\Omega \\ R_{NET}\text{=}470K\Omega \end{array}$	3.7 2.8 1.8 1 0.5	4.3 3 1.9 1.1 0.55	4.9 3.3 2 1.2 0.6	
R <sub>NET</sub>	RC Oscillator external resistor 2)		see Figure 52 & Figure 53	22		870	ΚΩ

#### Notes:

- 1. Data based on characterization results, not tested in production. These measurements were done with the OSCin pin unconnected (only soldered on the PCB).
- 2. R<sub>NET</sub> must have a positive temperature coefficient (ppm/°C), carbon resistors should therefore not be used.

EXTERNAL RC

OSC<sub>OUT</sub>

CURRENT COPY

OSC<sub>IN</sub>

NC

ST62XX

Figure 51. Typical Application with RC oscillator

57

### **CLOCK AND TIMING CHARACTERISTICS** (Cont'd)

Figure 52. Typical RC Oscillator frequency vs.






Figure 53. Typical RC Oscillator frequency vs. Temperature (V<sub>DD</sub> = 5V)



11.5.5 Oscillator Safeguard (OSG) and Low Frequency Auxiliary Oscillator (LFAO)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	Low Frequency Auxiliary Oscillator	T <sub>A</sub> =25°C, V <sub>DD</sub> =5.0V	200	350	800	kHz
TLFAO	Frequency 1)	T <sub>A</sub> =25°C, V <sub>DD</sub> =3.3V	86	150	340	KI IZ
f	Internal Frequency with OSG ena-	T <sub>A</sub> =25°C, V <sub>DD</sub> =4.5V	4			MHz
fosg	bled	T <sub>A</sub> =25°C, V <sub>DD</sub> =3.3V	2			IVITIZ

Figure 54. Typical LFAO Frequencies



#### Note:

1. Data based on characterization results.

### 11.6 MEMORY CHARACTERISTICS

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.


### 11.6.1 RAM and Hardware Registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{RM}$	Data retention <sup>1)</sup>		0.7			V

### 11.6.2 EPROM Program Memory

	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
1	t <sub>ret</sub>	Data retention <sup>2)</sup>	T <sub>A</sub> =+55°C <sup>3)</sup>	10			years

Figure 55. EPROM Retention Time vs. Temperature



- 1. Minimum V<sub>DD</sub> supply voltage without losing data stored in RAM (in STOP mode or under RESET) or in hardware registers (only in STOP mode). Guaranteed by construction, not tested in production.
- 2. Data based on reliability test results and monitored in production.
- 3. The data retention time increases when the  $T_A$  decreases, see Figure 55.

#### 11.7 EMC CHARACTERISTICS

Susceptibility tests are performed on a sample basis during product characterization.

#### 11.7.1 Functional EMS

(Electro Magnetic Susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).


- ESD: Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

Symbol	Parameter	Condition s	Neg 1)	Pos 1)	Unit
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ =5V, $T_A$ =+25°C, $f_{OSC}$ =8MHz conforms to IEC 1000-4-2	-2	2	
V <sub>FFTB</sub>	Fast transient voltage burst limits to be applied through 100pF on V <sub>DD</sub> and V <sub>DD</sub> pins to induce a functional disturbance	V <sub>DD</sub> =5V, T <sub>A</sub> =+25°C, f <sub>OSC</sub> =8MHz conforms to IEC 1000-4-4	-2.5	3	kV

- 1. Data based on characterization results, not tested in production.
- 2. The suggested 10nF and 0.1μF decoupling capacitors on the power supply lines are proposed as a good price vs. EMC performance tradeoff. They have to be put as close as possible to the device power supply pins. Other EMC recommendations are given in other sections (I/Os, RESET, OSCx pin characteristics).

Figure 56. EMC Recommended star network power supply connection <sup>2)</sup>



#### **EMC CHARACTERISTICS (Cont'd)**

#### 11.7.2 Absolute Electrical Sensitivity

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the AN1181 application note.

### 11.7.2.1 Electro-Static Discharge (ESD)

Electro-Static Discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends of the number of supply pins of the device (3 parts\*(n+1) supply pin). Two models are usually simulated: Human Body Model and Machine Model. This test conforms to the JESD22-A114A/A115A standard. See Figure 57 and the following test sequences.

### **Human Body Model Test Sequence**

-  $C_{L}$  is loaded through S1 by the HV pulse generator.

- S1 switches position from generator to R.
- A discharge from  $C_L$  through R (body resistance) to the ST6 occurs.
- S2 must be closed 10 to 100ms after the pulse delivery period to ensure the ST6 is not left in charge state. S2 must be opened at least 10ms prior to the delivery of the next pulse.

#### **Machine Model Test Sequence**

- C<sub>L</sub> is loaded through S1 by the HV pulse generator
- S1 switches position from generator to ST6.
- A discharge from C<sub>L</sub> to the ST6 occurs.
- S2 must be closed 10 to 100ms after the pulse delivery period to ensure the ST6 is not left in charge state. S2 must be opened at least 10ms prior to the delivery of the next pulse.
- R (machine resistance), in series with S2, ensures a slow discharge of the ST6.


#### **Absolute Maximum Ratings**

Symbol	Ratings	Conditions	Maximum value 1)	Unit
V <sub>ESD(HBM)</sub>	Electro-static discharge voltage (Human Body Model)	T <sub>A</sub> =+25°C	2000	V
V <sub>ESD(MM)</sub>	Electro-static discharge voltage (Machine Model)	T <sub>A</sub> =+25°C	200	V

#### Notes:

1. Data based on characterization results, not tested in production.

Figure 57. Typical Equivalent ESD Circuits



### **EMC CHARACTERISTICS (Cont'd)**

#### 11.7.2.2 Static and Dynamic Latch-Up


- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin), a current injection (applied to each input, output and configurable I/O pin) and a power supply switch sequence are performed on each sample. This test conforms to the EIA/ JESD 78 IC latch-up standard. For more details, refer to the AN1181 application note.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards and is described in Figure 58. For more details, refer to the AN1181 application note.

#### **Electrical Sensitivities**

Symbol	Parameter	Conditions	Class 1)
LU	Static latch-up class	T <sub>A</sub> =+25°C T <sub>A</sub> =+85°C	A A
DLU	Dynamic latch-up class	$V_{DD}$ =5V, $f_{OSC}$ =4MHz, $T_A$ =+25°C	

- Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).
- 2. Schaffner NSG435 with a pointed test finger.

Figure 58. Simplified Diagram of the ESD Generator for DLU



### **EMC CHARACTERISTICS** (Cont'd)

#### 11.7.3 ESD Pin Protection Strategy

To protect an integrated circuit against Electro-Static Discharge the stress must be controlled to prevent degradation or destruction of the circuit elements. The stress generally affects the circuit elements which are connected to the pads but can also affect the internal devices when the supply pads receive the stress. The elements to be protected must not receive excessive current, voltage or heating within their structure.

An ESD network combines the different input and output ESD protections. This network works, by allowing safe discharge paths for the pins subjected to ESD stress. Two critical ESD stress cases are presented in Figure 59 and Figure 60 for standard pins.

#### **Standard Pin Protection**

To protect the output structure the following elements are added:

- A diode to  $V_{DD}$  (3a) and a diode from  $V_{SS}$  (3b)
- A protection device between V<sub>DD</sub> and V<sub>SS</sub> (4)

To protect the input structure the following elements are added:

- A resistor in series with the pad (1)
- A diode to V<sub>DD</sub> (2a) and a diode from V<sub>SS</sub> (2b)
- A protection device between V<sub>DD</sub> and V<sub>SS</sub> (4)

Figure 59. Positive Stress on a Standard Pad vs. V<sub>SS</sub>





Figure 60. Negative Stress on a Standard Pad vs. V<sub>DD</sub>




#### 11.8 I/O PORT PIN CHARACTERISTICS

#### 11.8.1 General Characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>1)</sup>	Max	Unit	
V <sub>IL</sub>	Input low level voltage 2)					0.3xV <sub>DD</sub>	V	
V <sub>IH</sub>	Input high level voltage 2)			0.7xV <sub>DD</sub>			V	
\/	V <sub>hys</sub> Schmitt trigger voltage hysteresis <sup>3</sup>			200	400		mV	
v hys	Schillitt trigger voltage hysteresis	V <sub>DD</sub> =3.3V		200	400		IIIV	
IL	Input leakage current	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> (no pull-up configured)			0.1	1	μΑ	
В	Weak pull-up equivalent resistor 4)	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V <sub>IN</sub> =V <sub>SS</sub>	V <sub>DD</sub> =5V	40	110	350	kΩ
R <sub>PU</sub>	weak pull-up equivalent resistor	VIN-VSS	V <sub>DD</sub> =3.3V	80	230	700	K22	
C <sub>IN</sub>	I/O input pin capacitance				5	10	pF	
C <sub>OUT</sub>	I/O output pin capacitance				5	10	pF	
t <sub>f(IO)out</sub>	Output high to low level fall time 5)	C <sub>L</sub> =50pF Between 10% and 90%			30		ns	
t <sub>r(IO)out</sub>	Output low to high level rise time 5)				35		115	
t <sub>w(IT)in</sub>	External interrupt pulse time 6)			1			t <sub>CPU</sub>	

Figure 61. Typical R<sub>PU</sub> vs.  $V_{DD}$  with  $V_{IN} = V_{SS}$ 



- 1. Unless otherwise specified, typical data are based on  $T_A$ =25°C and  $V_{DD}$ =5V.
- 2. Data based on characterization results, not tested in production.
- 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 4. The R<sub>PU</sub> pull-up equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.
- 5. Data based on characterization results, not tested in production.
- 6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

Figure 62. Two typical Applications with unused I/O Pin



### I/O PORT PIN CHARACTERISTICS (Cont'd)

### 11.8.2 Output Driving Current

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter		Conditions	Min	Max	Unit
			I <sub>IO</sub> =+10μΑ, T <sub>A</sub> ≤125°C		0.1	
	Output low level voltage for a standard I/O pin		I <sub>IO</sub> =+3mA, T <sub>A</sub> ≤125°C		0.8	
	(see Figure 63 and Figure 66)		I <sub>IO</sub> =+5mA, T <sub>A</sub> ≤85°C		0.8	
			I <sub>IO</sub> =+10mA, T <sub>A</sub> ≤85°C		1.2	
V <sub>OL</sub> 1)		1	I <sub>IO</sub> =+10μΑ, T <sub>A</sub> ≤125°C		0.1	
VOL 7		>	I <sub>IO</sub> =+7mA, T <sub>A</sub> ≤125°C		0.8	V
	Output low level voltage for a high sink I/O pin	V <sub>DD</sub> =5V	I <sub>IO</sub> =+10mA, T <sub>A</sub> ≤85°C		0.8	V
	(see Figure 64 and Figure 67)	>	I <sub>IO</sub> =+15mA, T <sub>A</sub> ≤125°C		1.3	
			I <sub>IO</sub> =+20mA, T <sub>A</sub> ≤85°C		1.3	
			I <sub>IO</sub> =+30mA, T <sub>A</sub> ≤85°C		2	
	Output high level voltage for an I/O pin (see Figure 65 and Figure 68)	1	I <sub>IO</sub> =-10μΑ, T <sub>A</sub> ≤125°C	V <sub>DD</sub> -0.1		
V <sub>OH</sub> <sup>2)</sup>			I <sub>IO</sub> =-3mA, T <sub>A</sub> ≤125°C	V <sub>DD</sub> -1.5		
	(555 - 1931 - 55 2112 - 1941 - 56)		I <sub>IO</sub> =-5mA, T <sub>A</sub> ≤85°C	V <sub>DD</sub> -1.5		

#### Notes:

- The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 11.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.
- 2. The  $I_{IO}$  current source must always respect the absolute maximum rating specified in Section 11.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ . True open drain I/O pins does not have  $V_{OH}$ .

Figure 63. Typical  $V_{OL}$  at  $V_{DD} = 5V$  (standard)





Figure 64. Typical  $V_{OL}$  at  $V_{DD} = 5V$  (high-sink)



### I/O PORT PIN CHARACTERISTICS (Cont'd)

Figure 65. Typical  $V_{OH}$  at  $V_{DD} = 5V$ 




Figure 66. Typical  $V_{OL}$  vs  $V_{DD}$  (standard I/Os)






Figure 67. Typical V<sub>OL</sub> vs V<sub>DD</sub> (high-sink I/Os)



57

# I/O PORT PIN CHARACTERISTICS (Cont'd)

Figure 68. Typical  $V_{OH}$  vs  $V_{DD}$ 



#### 11.9 CONTROL PIN CHARACTERISTICS


### 11.9.1 Asynchronous RESET Pin

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions		Min	<b>Typ</b> <sup>1)</sup>	Max	Unit
$V_{IL}$	Input low level voltage <sup>2)</sup>					0.3xV <sub>DD</sub>	V
V <sub>IH</sub>	Input high level voltage <sup>2)</sup>			0.7xV <sub>DD</sub>			V
V <sub>hys</sub>	Schmitt trigger voltage hysteresis 3)			200	400		mV
Paul	R <sub>ON</sub> Weak pull-up equivalent resistor <sup>4)</sup> V <sub>IN</sub> =	\/\/	V <sub>DD</sub> =5V	150	350	900	kΩ
IVON		VIN-VSS	$V_{DD}=5V$ $V_{DD}=3.3V$	300	730	1900	K22
R <sub>ESD</sub>	ESD resistor protection	\/\/	$V_{DD}=5V$ $V_{DD}=3.3V$		2.8		kΩ
NESD	LOD resistor protection	VIN-VSS	V <sub>DD</sub> =3.3V				K22
t <sub>w(RSTL)out</sub>	Generated reset pulse duration	External pin or internal reset sources					t <sub>CPU</sub> μs
t <sub>h(RSTL)in</sub>	External reset pulse hold time 5)						μs
t <sub>g(RSTL)in</sub>	Filtered glitch duration <sup>6)</sup>						ns


- 1. Unless otherwise specified, typical data are based on  $T_A$ =25°C and  $V_{DD}$ =5V.
- 2. Data based on characterization results, not tested in production.
- 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 4. The R<sub>ON</sub> pull-up equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.
- 5. All short pulse applied on  $\overline{\text{RESET}}$  pin with a duration below  $t_{h(\text{RSTL})in}$  can be ignored.
- 6. The reset network protects the device against parasitic resets, especially in a noisy environment.
- 7. The output of the external reset circuit must have an open-drain output to drive the ST6 reset pad. Otherwise the device can be damaged when the ST6 generates an internal reset (LVD or watchdog).

Figure 69. Typical  $R_{ON}$  vs  $V_{DD}$  with  $V_{IN}=V_{SS}$ 



### **CONTROL PIN CHARACTERISTICS** (Cont'd)

Figure 70. Typical Application with  $\overline{\text{RESET}}$  pin  $^{8)}$ 



#### 11.9.2 NMI Pin


Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>1)</sup>	Max	Unit
V <sub>IL</sub>	Input low level voltage <sup>2)</sup>					0.3xV <sub>DD</sub>	\/
V <sub>IH</sub>	Input high level voltage <sup>2)</sup>			$0.7xV_{DD}$			V
V <sub>hys</sub>	Schmitt trigger voltage hysteresis 3)			200	400		mV
Р.,	Weak pull-up equivalent resistor 4)	V <sub>IN</sub> =V <sub>SS</sub>	V <sub>DD</sub> =5V	40	100	350	kΩ
R <sub>pull-up</sub>	weak pull-up equivalent resistor	VIN-VSS	V <sub>DD</sub> =3.3V	80	200	700	K32

#### Notes:

- 1. Unless otherwise specified, typical data are based on  $T_A$ =25°C and  $V_{DD}$ =5V.
- 2. Data based on characterization results, not tested in production.
- 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 4. The R<sub>pull-up</sub> equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.

Figure 71. Typical R<sub>pull-up</sub> vs. V<sub>DD</sub> with V<sub>IN</sub>=V<sub>SS</sub>



### **CONTROL PIN CHARACTERISTICS** (Cont'd)

### 11.10 TIMER PERIPHERAL CHARACTERISTICS

Subject to general operating conditions for  $\rm V_{DD}, \, f_{OSC}, \, and \, T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (TIMER).

### 11.10.1 Watchdog Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	′		3,072		196,608	t <sub>INT</sub>
t <sub>w(WDG)</sub>		f <sub>CPU</sub> =4MHz	0.768		49.152	ms
		f <sub>CPU</sub> =8MHz	0.384		24.576	ms

### 11.10.2 8-Bit Timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>EXT</sub>	Timer external clock frequency		0		f <sub>INT</sub> /4	MHz
+	Pulse width at TIMER pin	VDD>4.5V	125			ns
T <sub>W</sub>		VDD=3V	1			μs

57

### 11.11 8-BIT ADC CHARACTERISTICS


Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>1)</sup>	Max	Unit
fosc	Clock frequency		1.2		fosc	MHz
V <sub>AIN</sub>	Conversion range voltage <sup>2)</sup>		V <sub>SS</sub>		$V_{DD}$	V
R <sub>AIN</sub>	External input resistor				10 <sup>3)</sup>	kΩ
t <sub>ADC</sub>	Total convertion time	f <sub>OSC</sub> =8MHz f <sub>OSC</sub> =4MHz		70 140		μs
t	Stabilization time <sup>4)</sup>			2	4	t <sub>CPU</sub>
<sup>t</sup> STAB	Stabilization time	f <sub>OSC</sub> =8MHz		3.25	6.5	μs
ADI	Analog input current during conversion				1.0	μА
AC <sub>IN</sub>	Analog input capacitance			2	5	pF

#### Notes:

- 1. Unless otherwise specified, typical data are based on  $T_A$ =25°C and  $V_{DD}$ =5V.
- 2. The ADC refers to  $V_{\mbox{\scriptsize DD}}$  and  $V_{\mbox{\scriptsize SS}}$ .
- 3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than  $10k\Omega$ ). Data based on characterization results, not tested in production.
- 4. As a stabilization time for the AD converter is required, the first conversion after the enable can be wrong.

Figure 72. Typical Application with ADC



57

#### 8-BIT ADC CHARACTERISTICS (Cont'd)


### **ADC Accuracy**

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
E <sub>T</sub>	Total unadjusted error <sup>1)</sup>			1.2	±2, fosc>1.2MHz ±4, fosc>32KHz	
E <sub>O</sub>	Offset error 1)	V <sub>DD</sub> =5V <sup>2)</sup>		0.72		
E <sub>G</sub>	Gain Error 1)	V <sub>DD</sub> =5V <sup>2)</sup> f <sub>OSC</sub> =8MHz		-0.31		LSB
E <sub>D</sub>	Differential linearity error 1)			0.54		
E <sub>L</sub>	Integral linearity error 1)					

- Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout
  the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken:

   Analog input pins must have a negative injection less than 1mA (assuming that the impedance of the analog voltage
  - is lower than the specified limits).
     Pure digital pins must have a negative injection less than 1mA. In addition, it is recommended to inject the current as far as possible from the analog input pins.
- 2. Data based on characterization results over the whole temperature range, monitored in production.

Figure 73. ADC Accuracy Characteristics



### 12 GENERAL INFORMATION

#### 12.1 PACKAGE MECHANICAL DATA

Figure 74. 28-Pin Plastic Dual In-Line Package, 600-mil Width





Figure 75. 28-Pin Plastic Small Outline Package, 300-mil Width



577

### PACKAGE MECHANICAL DATA (Cont'd)

Figure 76. 28-Pin Ceramic Side-Brazed Dual In-Line Package





Figure 77. 28-Pin Plastic Shrink Small Outline Package, 0.209" Width



577

### 12.2 THERMAL CHARACTERISTICS

Symbol	Ratings	Value	Unit
R <sub>thJA</sub>	Package thermal resistance (junction to ambient) DIP28 SO28 SSOP28	55 75 110	°C/W
P <sub>D</sub>	Power dissipation 1)	500	mW
T <sub>Jmax</sub>	Maximum junction temperature <sup>2)</sup>	150	°C

- The power dissipation is obtained from the formula P<sub>D</sub> = P<sub>INT</sub> + P<sub>PORT</sub> where P<sub>INT</sub> is the chip internal power (I<sub>DD</sub>xV<sub>DD</sub>) and P<sub>PORT</sub> is the port power dissipation determined by the user.
   The average chip-junction temperature can be obtained from the formula T<sub>J</sub> = T<sub>A</sub> + P<sub>D</sub> x RthJA.

### 12.3 SOLDERING AND GLUEABILITY INFORMATION

Recommended soldering information given only as design guidelines in Figure 78 and Figure 79.

Recommended glue for SMD plastic packages:

Heraeus: PD945, PD955Loctite: 3615, 3298

Figure 78. Recommended Wave Soldering Profile (with 37% Sn and 63% Pb)





Figure 79. Recommended Reflow Soldering Oven Profile (MID JEDEC)



### 12.4 PACKAGE/SOCKET FOOTPRINT PROPOSAL

### Table 22. Suggested List of DIP28 Socket Types

Package / Probe		Adaptor / Socket Reference	Same Footprint	Socket Type
DIP28	TEXTOOL	228-60-23	Х	Textool

### Table 23. Suggested List of SO28 Socket Types

Package / Probe	Adaptor / Socket Reference		Socket Type
SO28	ENPLAS OTS-28-1.27-04		Open Top
5028	YAMAICHI IC51-0282-334-1		Clamshell
EMU PROBE	Adapter from SO28 to DIP28 footprint (delivered with emulator)	Х	SMD to DIP
Programming Adapter	Logical Systems PA28SO1-08-6	Х	Open Top

# Table 24. Suggested List of SSOP28 Socket Types


Package / Probe	Adaptor / Socket Reference	Same Footprint	Socket Type
SSOP28	ENPLAS OTS-28-0.65-01		Open Top
EMU PROBE	Adapter from SSOP28 to DIP28 footprint (sales type: ST626X-P/SSOP28)		DIP to SMD
Programming Adapter	Logical Systems PA28SS-OT-6	Х	Open Top

### 12.5 ORDERING INFORMATION

The following section deals with the procedure for transfer of customer codes to STMicroelectronics

and also details the ST6 factory coded device type.

Figure 80. ST6 Factory Coded Device Types



#### 12.6 TRANSFER OF CUSTOMER CODE

Customer code is made up of the ROM contents and the list of the selected FASTROM options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly filled OPTION LIST appended.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Listing Generation and Verification. When STMicroelectronics receives the user's ROM contents, a computer listing is generated from it. This listing refers exactly to the ROM contents and options which will be used to produce the specified

MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a part of the contractual agreement for the production of the specific customer MCU.

#### 12.6.1 FASTROM version

The ST62P15C/P25C are the **F**actory **A**dvanced **S**ervice **T**echnique ROM (FASTROM) versions of ST62T15C,T25C OTP devices.

They offer the same functionality as OTP devices, but they do not have to be programmed by the customer. The customer code must be sent to STMicroelectronics in the same way as for ROM devices. The FASTROM option list has the same options as defined in the programmable option byte of the OTP version.

# TRANSFER OF CUSTOMER CODE (Cont'd)


	ST62P15C/P2	5C MICROCONTROLLE	R OPTION LIST
Customer:			
Address:			
Contact:			
Phone:			
Reference:			
STMicroele	ectronics references:		
Device:	[] ST62P15C (2KB)	[] ST62P25C (4KB)	
Package:		[ ] Dual in Line Plastic [ ] Small Outline Plastic [ ] Shrink Small Outline	with conditioning Plastic with conditioning
Conditioning	g option:	[] Standard (Tube) [] Tape & Reel	
Temperatur	e Range:	[] 0°C to + 70°C [] - 40°C to + 125°C	[] - 40°C to + 85°C
External ST	OP Mode Control:	[] Enabled	[] Disabled
Low Voltage	e Detector:	[] Enabled	[] Disabled
Readout Pro	otection:	[] Enabled	[] Disabled
Oscillator S	election:	[] Quartz crystal / Cerar	mic resonator
NMI pin pull	-up:	[] Enabled	[] Disabled
TIMER pin	oull-up:	[] Enabled	[] Disabled
Watchdog S	Selection:	[] Software Activation [] Hardware Activation	
Oscillator Sa	afeguard:	[] Enabled	[] Disabled
Comments	:		
Supply Ope	rating Range in the ap	plication:	
Notes:			
Date:			
Signature:			
-			

# TRANSFER OF CUSTOMER CODE (Cont'd) 12.6.2 ROM VERSION

The ST6215C/25C are mask programmed ROM version of ST62T15C,T25C OTP devices.

They offer the same functionality as OTP devices, selecting as ROM options the options defined in the programmable option byte of the OTP version.

Figure 81. Programming Circuit




Note: ZPD15 is used for overvoltage protection

**ROM Readout Protection.** If the ROM READOUT PROTECTION option is selected, a protection fuse can be blown to prevent any access to the program memory content.

In case the user wants to blow this fuse, high voltage must be applied on the TEST pin.

Figure 82. Programming wave form



### TRANSFER OF CUSTOMER CODE (Cont'd)

	ST6215C/25	C MICROCONTROLLER	OPTION LIST
Customer:			
Address:			
Contact:			
Phone:			
Reference:			
STMicroele	ectronics references	:	
Device:	[] ST6215C (2KB)	[] ST6225C (4KB)	
Package:		[ ] Dual in Line Plastic [ ] Small Outline Plastic [ ] Shrink Small Outline	with conditioning Plastic with conditioning
Conditioning	g option:	[] Standard (Tube) [] Tape & Reel	
Temperatur	e Range:	[] 0°C to + 70°C [] - 40°C to + 125°C	[] - 40°C to + 85°C
		[ ]No , digits, `.', '-', '/' and space PDIP28: 10 SSOP28: 11	[ ]Yes "" s only. SO28: 8
External ST	OP Mode Control:	[] Enabled	[] Disabled
Low Voltage	e Detector:	[] Enabled	[] Disabled
Readout Pro	otection:		wn by STMicroelectronics) e blown by the customer)
Oscillator S	election:	[] Quartz crystal / Cerar [] RC network	mic resonator
NMI pin pull	-up:	[] Enabled	[] Disabled
TIMER pin	oull-up:	[] Enabled	[] Disabled
Watchdog S	•	[] Software Activation [] Hardware Activation	
Oscillator S	afeguard:	[] Enabled	[] Disabled
Comments	:		
Supply Ope Notes:			
Date:			

### 13 DEVELOPMENT TOOLS

STMicroelectronics offers a range of hardware and software development tools for the ST6 microcontroller family. Full details of tools available for the ST6 from third party manufacturers can be obtain from the STMicroelectronics Internet site:

- → http://mcu.st.com.
- Third Party Tools
   RAISONANCE
- ACTUM

- ADVANCED EQUIPMENT CORP.
- ADVANCED TRANSDATA CORP.
- BP
- CEIBO
- SOFTEC
- DATA I/O

Tools from these manufacturers include C compilers, emulators and gang programmers.

**Table 25. Dedicated Third Parties Development Tools** 

Third Party	Designation	ST Sales Type	Web site address
ACTUM	ST-REALIZER II: Graphical Schematic based Development available from STMicroelectronics.	STREALIZER-II	http://www.actum.com/
CEIBO	Low cost emulator available from CEI-BO.		http://www.ceibo.com/
RAISONANCE	This tool includes in the same environment: an assembler, linker, C compiler, debugger and simulator. The assembler package (plus limited C compiler) is free and can be downloaded from raisonance web site. The full version is available both from STMicroelectronics and Raisonance.	ST6RAIS-SWC/PC	http://www.raisonance.com/
SOFTEC	High end emulator available from SOFTEC.		http://www.softecmicro.com/

### **DEVELOPMENT TOOLS** (Cont'd)

### **STMicroelectronics Tools**

Four types of development tool are offered by ST, all of them connect to a PC via a parallel or serial port: see Table 26 and Table 27 for more details.

**Table 26. STMicroelectronics Tool Features** 

	Emulation Type	Programming Capability	Software Included	
ST6 Starter Kit	Device simulation (limited emulation as interrupts are not supported)	Yes (DIP packages only)	MCU CD ROM with:  - Rkit-ST6 from Raisonance  - ST6 Assembly toolchain  - WGDB6 powerful Source Level Debugger for Win 3.1, Win 95 and NT	
ST6 HDS2 Emulator	In-circuit powerful emula- tion features including trace/ logic analyzer	No		
ST6 EPROM Programmer Board	No	Yes (All packages except SSOP)	<ul> <li>Various software demo versions.</li> </ul>	
ST6 Gang Programmer	No	Yes (All packages except SSOP)	Windows Programming Tools for Win 3.1, Win 95 and NT	

**Table 27. Dedicated STMicroelectronics Development Tools** 

·					
Supported Products	ST6 Starter Kit	ST6 HDS2 Emulator	ST6 Programming Board	ST6 Gang Programmer	
ST6215C and ST6225C	ST622XC-KIT	Complete: ST626X-EMU2 ST62GP-EMU2 Dedication board: ST626X-DBE ST62GP-DBE	ST62E2XC-EPB	Complete: ST62E15-GP/DIP or /SO Adaptor: ST62E15-GPA/DIP or /SO	

# **14 ST6 APPLICATION NOTES**

IDENTIFICATION	DESCRIPTION
MOTOR CONTROL	
AN392	MICROCONTROLLER AND TRIACS ON THE 110/240V MAINS
AN414	CONTROLLING A BRUSH DC MOTOR WITH AN ST6265 MCU
AN416	SENSORLESS MOTOR DRIVE WITH THE ST62 MCU + TRIAC
AN422	IMPROVES UNIVERSAL MOTOR DRIVE
AN863	IMPROVED SENSORLESS CONTROL WITH THE ST62 MCU FOR UNIVERSAL MOTOR
BATTERY MANAGE	MENT
AN417	FROM NICD TO NIMH FAST BATTERY CHARGING
AN433	ULTRA FAST BATTERY CHARGER USING ST6210 MICROCONTROLLER
AN859	AN INTELLIGENT ONE HOUR MULTICHARGER FOR Li-lon, NiMH and NiCd BATTERIES
FUZZY LOGIC	
AN419	AN APPROACH TO MOTOR CONTROL WITH FUZZY LOGIC
AN595	FUZZY VACUUM CLEANER USING ST6220 AND FUZZYTECH <sup>TM</sup> ST6 EXPLORER
AN597	TEMPERATURE CONTROL USING FUZZY LOGIC
AN598	CASCADING FUZZY MODULES WITH ST6 FUZZYTECH
AN675	A RAPID CHARGER FOR BATTERIES WITH FUZZY LOGIC
HOME APPLIANCE	
AN674	MICROCONTROLLERS IN HOME APPLIANCES: A SOFT REVOLUTION
AN885	ST62 MICROCONTROLLERS DRIVE HOME APPLIANCE MOTOR TECHNOLOGY
GRAPHICAL DESIG	N
AN676	BATTERY CHARGER USING THE ST6-REALIZER
AN677	PAINLESS MICROCONTROLLER CODE BY GRAPHICAL APPLICATION DESCRIPTION
AN839	ANALOG MULTIPLE KEY DECODING USING THE ST6-REALIZER
AN840	CODED LOCK USING THE ST6-REALIZER
AN841	A CLOCK DESIGN USING THE ST6-REALIZER
AN842	7 SEGMENT DISPLAY DRIVE USING THE ST6-REALIZER
COST REDUCTION	
AN431	USING ST6 ANALOG INPUTS FOR MULTIPLE KEY DECODING
AN594	DIRECT SOFTWARE LCD DRIVE WITH ST621X AND ST626X
AN672	OPTIMIZING THE ST6 A/D CONVERTER ACCURACY
AN673	REDUCING CURRENT CONSUMPTION AT 32KHZ WITH ST62
DESIGN IMPROVEN	IENTS
AN420	EXPANDING A/D RESOLUTION OF THE ST6 A/D CONVERTER
AN432	USING ST62XX I/O PORTS SAFELY
AN434	MOVEMENT DETECTOR CONCEPTS FOR NOISY ENVIRONMENTS
AN435	DESIGNING WITH MICROCONTROLLERS IN NOISY ENVIRONMENTS
AN669	SIMPLE RESET CIRCUITS FOR THE ST6
AN670	OSCILLATOR SELECTION FOR ST62
AN671	PREVENTION OF DATA CORRUPTION IN ST6 ON-CHIP EEPROM
AN911	ST6 MICRO IS EMC CHAMPION
AN975	UPGRADING FROM ST625X/6XB TO ST625X/6XC
AN1015	SOFTWARE TECHNIQUES FOR IMPROVING ST6 EMC PERFORMANCE

IDENTIFICATION	DESCRIPTION				
PERIPHERAL OPERATIONS					
AN590	PWM GENERATION WITH ST62 AUTO-RELOAD TIMER				
AN591	INPUT CAPTURE WITH ST62 AUTO-RELOAD TIMER				
AN592	PLL GENERATION USING THE ST62 AUTO-RELOAD TIMER				
AN593	ST62 IN-CIRCUIT PROGRAMMING				
AN678	LCD DRIVING WITH ST6240				
AN913	PWM GENERATION WITH ST62 16-BIT AUTO-RELOAD TIMER				
AN914	USING ST626X SPI AS UART				
AN1016	ST6 USING THE ST623XB/ST628XB UART				
AN1050	ST6 INPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER				
AN1127	USING THE ST62T6XC/5XC SPI IN MASTER MODE				
GENERAL					
AN683	MCUS - 8/16-BIT MICROCONTROLLERS (MCUS) APPLICATION NOTES ABSTRACTS BY TOPICS				
AN886	SELECTING BETWEEN ROM AND OTP FOR A MICROCONTROLLER				
AN887	MAKING IT EASY WITH MICROCONTROLLERS				
AN898	EMC GENERAL INFORMATION				
AN899	SOLDERING RECOMMENDATIONS AND PACKAGING INFORMATION				
AN900	INTRODUCTION TO SEMICONDUCTOR TECHNOLOGY				
AN901	EMC GUIDE-LINES FOR MICROCONTROLLER - BASED APPLICATIONS				
AN902	QUALITY AND RELIABILITY INFORMATION				
AN912	A SIMPLE GUIDE TO DEVELOPMENT TOOLS				
AN1181	ELECTROSTATIC DISHARGE SENSITIVITY MEASUREMENT				

### 15 SUMMARY OF CHANGES

Description of the changes between the current release of the specification and the previous one.

Revision	Main changes		
3.0	Complementary information added to the functional description throughout the document in the form of explanatory application notes.		
	Added graphic presentation to the parametric data. Footnotes added to the tables for clarification of the parametric information.		
	Renamed the following registers: - DWR to DRWR - PSC to PSCR - DWDR to WDGR	June 2000	

### **16 TO GET MORE INFORMATION**

To get the latest information on this product please use the STMicroelectronics web server.

→ http://mcu.st.com/

Notes:

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2000 STMicroelectronics - All Rights Reserved.

Purchase of I<sup>2</sup>C Components by STMicroelectronics conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system is granted provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

