

## M29W004T M29W004B

### 4 Mbit (512Kb x8, Boot Block) Low Voltage Single Supply Flash Memory

NOT FOR NEW DESIGN

- M29W004T and M29W004B are replaced respectively by the M29W004BT and M29W004BB
- 2.7 to 3.6V SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS
- FASTACCESS TIME: 100ns
- FAST PROGRAMMING TIME: 10µs typical
- PROGRAM/ERASE CONTROLLER (P/E.C.)
  - Program Byte-by-Byte
  - Status Register bits and Ready/Busy Output
- MEMORY BLOCKS
  - Boot Block (Top or Bottom location)
  - Parameter and Main blocks
- BLOCK, MULTI-BLOCK and CHIP ERASE
- MULTI BLOCK PROTECTION/TEMPORARY UNPROTECTION MODES
- ERASE SUSPEND and RESUME MODES
  - Read and Program another Block during Erase Suspend
- LOW POWER CONSUMPTION
  - Stand-by and Automatic Stand-by
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- 20 YEARS DATA RETENTION
  - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code, M29W004T: EAh
  - Device Code, M29W004B: EBh

#### **DESCRIPTION**

The M29W004 is a non-volatile memory that may be erased electrically at the block or chip level and programmed in-system on a Byte-by-Byte basis using only a single 2.7V to 3.6V  $V_{CC}$  supply. For Program and Erase operations the necessary high voltages are generated internally. The device can also be programmed in standard programmers.

The array matrix organisation allows each block to be erased and reprogrammed without affecting other blocks. Blocks can be protected against programing and erase on programming equipment, and temporarily unprotected to make changes in






Figure 1. Logic Diagram



June 1999 1/30

Figure 2. TSOP Pin Connections



Warning: NC = Not Connected.

#### **DESCRIPTION** (Cont'd)

the application. Each block can be programmed and erased over 100,000 cycles.

Instructions for Read/Reset, Auto Select for reading the Electronic Signature or Block Protection status, Programming, Block and Chip Erase, Erase Suspend and Resume are written to the device in

**Table 1. Signal Names** 

A0-A18	Address Inputs
DQ0-DQ7	Data Input/Outputs, Command Inputs
Ē	Chip Enable
G	Output Enable
W	Write Enable
RP	Reset / Block Temporary Unprotect
R₿	Ready/Busy Output
Vcc	Supply Voltage
V <sub>SS</sub>	Ground

cycles of commands to a Command Interface using standard microprocessor write timings.

The device is offered in TSOP40 (10 x 20mm) package.

#### Organisation

The M29W004 is organised as 512K x8. The memory uses the address inputs A0-A18 and the Data Input/Outputs DQ0-DQ7. Memory control is provided by Chip Enable  $\overline{\mathbf{E}}$ , Output Enable  $\overline{\mathbf{G}}$  and Write Enable  $\overline{\mathbf{W}}$  inputs.

A Reset/Block Temporary Unprotection  $\overline{RP}$  tri-level input provides a hardware reset when pulled Low, and when held High (at  $V_{ID}$ ) temporarily unprotects blocks previously protected allowing them to be programed and erased. Erase and Programoperations are controlled by an internal Program/Erase Controller (P/E.C.). Status Register data output on DQ7 provides a Data Polling signal, and DQ6 and DQ2 provide Toggle signals to indicate the state of the P/E.C operations. A Ready/Busy  $R\overline{B}$  output indicates the completion of the internal algorithms.

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature (3)	-40 to 85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> (2)	Input or Output Voltages	–0.6 to 5	V
V <sub>CC</sub>	Supply Voltage	–0.6 to 5	V
$V_{(A9, \overline{E}, \overline{G}, \overline{RP})}$ (2)	A9, E, G, RP Voltage	-0.6 to 13.5	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum Voltage may undershoot to –2V during transition and for less than 20ns.

3. Depends on range.

#### **Memory Blocks**

The devices feature asymmetrically blocked architecture providing system memory integration. Both M29W004T and M29W004B devices have an array of 11 blocks, one Boot Block of 16K Bytes, two Parameter Blocks of 8K Bytes, one Main Block of 32K Bytes and seven Main Blocks of 64K Bytes. The M29W004T has the Boot Block at the top of the memory address space and the M29W004B locates the Boot Block starting at the bottom. The memory maps are showed in Figure 3. Each block can be erased separately, any combination of blocks can be specified for multi-block erase or the entire chip may be erased. The Erase operations are managed automatically by the P/E.C. The block erase operation can be suspended in order to read from or program to any block not being ersased, and then resumed.

Block protection provides additional data security. Each block can be separately protected or unprotected against Program or Erase on programming equipment. All previously protected blocks can be temporarily unprotected in the application.

#### **Bus Operations**

The following operations can be performed using the appropriate bus cycles: Read (Array, Electronic Signature, Block Protection Status), Write command, Output Disable, Standby, Reset, Block Protection, Unprotection, Protection Verify, Unprotection Verify and Block Temporary Unprotection. See Tables 4 and 5.

#### **Command Interface**

Instructions, made up of commands written in cycles, can be given to the Program/Erase Controller through a Command Interface (C.I.). For added data protection, program or erase execution starts after 4 or 6 cycles. The first, second, fourth and fifth cycles are used to input Coded cycles to the C.I. This Coded sequence is the same for all Program/Erase Controller instructions. The 'Command' itself and its confirmation, when applicable, are given on the third, fourth or sixth cycles. Any incorrect command or any improper command sequence will reset the device to Read Array mode.

#### Instructions

Seven instructions are defined to perform Read Array, Auto Select (to read the Electronic Signature or Block Protection Status), Program, Block Erase, Chip Erase, Erase Suspend and Erase Resume. The internal P/E.C. automatically handles all timing and verification of the Program and Erase operations. The Status Register Data Polling, Toggle, Error bits and the RB output may be read at any time, during programming or erase, to monitor the progress of the operation.

Instructions are composed of up to six cycles. The first two cycles input a Coded sequence to the Command Interface which is common to all instructions (see Table 8). The third cycle inputs the instruction set-up command. Subsequent cycles output the addressed data, Electronic Signature or Block Protection Status for Read operations. In order to give additional data protection, the instructions for Program and Block or Chip Erase require further command inputs. For a Program instruction, the fourth command cycle inputs the address and data to be programmed. For an Erase instruction (Block or Chip), the fourth and fifth cycles input a further Coded sequence before the Erase confirm command on the sixth cycle. Erasure of a memory block may be suspended, in order to read data from another block or to program data in another block, and then resumed.

When power is first applied or if Vcc falls below  $V_{LKO}$ , the command interface is reset to Read Array.

#### **SIGNAL DESCRIPTIONS**

See Figure 1 and Table 1.

Address Inputs (A0-A18). The address inputs for the memory array are latched during a write operation on the falling edge of Chip Enable  $\overline{E}$  or Write Enable  $\overline{W}$ . In Word-wide organisation the address lines are A0-A18. When A9 is raised to  $V_{ID}$ , either a Read Electronic Signature Manufacturer or Device Code, Block Protection Status or a Write Block Protection or Block Unprotection is enabled dependingon the combination of levels on A0, A1, A6, A12 and A15.

Data Input/Outputs (DQ0-DQ7). The input is data to be programmed in the memory array or a command to be written to the C.I. Both are latched on the rising edge of Chip Enable E or Write Enable W. The output is data from the Memory Array, the Electronic Signature Manufacturer or Device codes, the Block Protection Status or the Status register Data Polling bit DQ7, the Toggle Bits DQ6 and DQ2, the Error bit DQ5 or the Erase Timer bit DQ3. Outputs are valid when Chip Enable E and Output Enable G are active. The output is high impedance when the chip is deselected or the outputs are disabled and when RP is at a Low level.

Chip Enable (E). The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. E High deselects the memory and reduces the power consumption to the standby level. E can also be used to control writing to the command register and to the memory array, while W remains at a low level. The Chip Enable must be forced to V<sub>ID</sub> during the Block Unprotection operation.

M29W004T M29W004B 7FFFFh 7FFFFh 16K BOOT BLOCK 64K MAIN BLOCK 7C000h 70000h 7BFFFh 6FFFFh **8K PARAMETER BLOCK** 64K MAIN BLOCK 7A000h 60000h 79FFFh 5FFFFh **8K PARAMETER BLOCK** 64K MAIN BLOCK 78000h 50000h 77FFFh 4FFFFh 32K MAIN BLOCK 64K MAIN BLOCK 70000h 40000h 6FFFFh 3FFFFh 64K MAIN BLOCK 64K MAIN BLOCK 60000h 30000h 5FFFFh 2FFFFh 64K MAIN BLOCK 64K MAIN BLOCK 50000h 20000h 4FFFFh 1FFFFh 64K MAIN BLOCK 64K MAIN BLOCK 40000h 10000h 3FFFFh 0FFFFh 64K MAIN BLOCK 32K MAIN BLOCK 30000h 08000h 2FFFFh 07FFFh 64K MAIN BLOCK **8K PARAMETER BLOCK** 06000h 20000h 05FFFh 1FFFFh 64K MAIN BLOCK **8K PARAMETER BLOCK** 10000h 04000h 0FFFFh 03FFFh 64K MAIN BLOCK 16K BOOT BLOCK 00000h 00000h AI02093

Figure 3. Memory Map and Block Address Table (x8)

Output Enable ( $\overline{G}$ ). The Output Enable gates the outputs through the data buffers during a read operation. When  $\overline{G}$  is High the outputs are High impedance.  $\overline{G}$  must be forced to  $V_{ID}$  level during Block Protection and Unprotection operations.

Write Enable ( $\overline{W}$ ). This input controls writing to the Command Register and Address and Data latches.

Ready/Busy Output (RB). Ready/Busy is an open-drainoutput and gives the internal state of the P/E.C. of the device. When RB is Low, the device is Busy with a Program or Erase operation and it will not accept any additional program or erase instructions except the Erase Suspend instruction. When RB is High, the device is ready for any Read, Program or Erase operation. The RB will also be High when the memory is put in Erase Suspend or Standby modes.

Reset/Block Temporary Unprotect Input ( $\overline{RP}$ ). The  $\overline{RP}$  Input provides hardware reset and protected block(s) temporary unprotection functions. Reset of the memory is acheived by pulling  $\overline{RP}$  to  $V_{IL}$  for at least  $t_{PLPX}$ . When the reset pulse is given,

if the memory is in Read or Standby modes, it will be available for new operations in  $t_{PHEL}$  after the rising edge of  $\overline{RP}$ . If the memory is in Erase, Erase Suspend or Program modes the reset will take  $t_{PLYH}$  during which the  $R\overline{B}$  signal will be held at  $V_{IL}$ . The end of the memory reset will be indicated by the rising edge of  $R\overline{B}$ . A hardware reset during an Erase or Program operation will corrupt the data being programmed or the sector(s) being erased. See Table 14 and Figure 9.

Temporary block unprotection is made by holding  $\overline{RP}$  at  $V_{ID}$ . In this condition previously protected blocks can be programmed or erased. The transition of  $\overline{RP}$  from  $V_{IH}$  to  $V_{ID}$  must slower than  $t_{PHPHH}$ . When  $\overline{RP}$  is returned from  $V_{ID}$  to  $V_{IH}$  all blocks temporarily unprotected will be again protected. See Table 15 and Figure 9.

**Vcc Supply Voltage.** The power supply for all operations (Read, Program and Erase).

 $\textbf{V}_{\text{SS}}$  Ground.  $\textbf{V}_{\text{SS}}$  is the reference for all voltage measurements.

Table 3A. M29W004T Block Address Table

Address Range	A18	A17	A16	A15	A14	A13
00000h-0FFFFh	0	0	0	Х	Х	Х
10000h-1FFFFh	0	0	1	Х	X	Х
20000h-2FFFFh	0	1	0	Х	Х	Х
30000h-3FFFFh	0	1	1	Х	Х	Х
40000h-4FFFFh	1	0	0	Х	Х	Х
50000h-5FFFFh	1	0	1	Х	Х	Х
60000h-6FFFFh	1	1	0	Х	Х	Х
70000h-77FFFh	1	1	1	0	X	Х
78000h-79FFFh	1	1	1	1	0	0
7A000h-7BFFFh	1	1	1	1	0	1
7C000h-7FFFFh	1	1	1	1	1	Х

Table 3B. M29W004B Block Address Table

Address Range	A18	A17	A16	A15	A14	A13
00000h-03FFFh	0	0	0	0	0	Х
04000h-05FFFh	0	0	0	0	1	0
06000h-07FFFh	0	0	0	0	1	1
08000h-0FFFFh	0	0	0	1	Х	Х
10000h-1FFFFh	0	0	1	Х	Х	Х
20000h-2FFFFh	0	1	0	Х	Х	Х
30000h-3FFFFh	0	1	1	Х	Х	Х
40000h-4FFFFh	1	0	0	Х	Х	Х
50000h-5FFFFh	1	0	1	Х	Х	Х
60000h-6FFFFh	1	1	0	Х	Х	Х
70000h-7FFFFh	1	1	1	Х	Х	Х

#### **DEVICE OPERATIONS**

See Tables 4, 5 and 6.

**Read.** Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register or the Block Protection Status. Both Chip Enable  $\overline{\mathbf{E}}$  and Output Enable  $\overline{\mathbf{G}}$  must be low in order to read the output of the memory.

**Write.** Write operations are used to give Instruction Commands to the memory or to latch input data to be programmed. A write operation is initiated when Chip Enable  $\overline{E}$  is Low and Write Enable  $\overline{W}$  is Low with Output Enable  $\overline{G}$  High. Addresses are latched on the falling edge of  $\overline{W}$  or  $\overline{E}$  whichever occurs last. Commands and Input Data are latched on the rising edge of  $\overline{W}$  or  $\overline{E}$  whichever occurs first.

Output Disable. The data outputs are high impedance when the Output Enable  $\overline{G}$  is High with Write Enable  $\overline{W}$  High.

**Standby.** The memory is in standby when Chip Enable  $\overline{E}$  is High and the P/E.C. is idle. The power consumption is reduced to the standby level and the outputs are high impedance, independent of the Output Enable  $\overline{G}$  or Write Enable  $\overline{W}$  inputs.

**Automatic Standby.** After 150ns of bus inactivity and when CMOS levels are driving the addresses, the chip automatically enters a pseudo-standby mode where consumption is reduced to the CMOS standby value, while outputs still drive the bus.

Electronic Signature. Two codes identifying the manufacturer and the device can be read from the memory. The manufacturer's code for STMicroelectronics is 20h, the device code is EAh for the M29W004T (Top Boot) and EBh for the M29W004B (Bottom Boot). These codes allow programming equipment or applications to automatically match their interface to the characteristics of the M29W004. The Electronic Signature is output by a Read operation when the voltage applied to A9 is at V<sub>ID</sub> and address input A1 is Low. The manufacturer code is output when the Address input A0 is Low and the device code when this input is High. Other Address inputs are ignored.

The Electronic Signature can also be read, without raising A9 to  $V_{\text{ID}}$ , by giving the memory the Instruction AS.

Block Protection. Each block can be separately protected against Program or Erase on programming equipment. Block protection provides additional data security, as it disables all program or erase operations. This mode is activated when both A9 and  $\overline{G}$  are raised to  $V_{ID}$  and an address in the block is applied on A13-A18. The Block Protection algorithm is shown in Figure 14. Block protection is initiated on the edge of  $\overline{W}$  falling to  $V_{IL}$ . Then after a delay of  $100\mu s$ , the edge of  $\overline{W}$  rising to  $V_{IH}$  ends the protection operations. Block protection verify is achieved by  $\underline{br}$ inging  $\overline{G}$ ,  $\overline{E}$ , A0 and A6 to  $V_{IL}$  and A1 to  $V_{IH}$ , while  $\overline{W}$  is at  $\overline{V}_{IH}$  and A9 at  $V_{ID}$ . Under these conditions, reading the data output will yield 01h if the block defined by the inputs on A13-A18 is protected. Any attempt to program or erase a protected block will be ignored by the device.

**Block Temporary Unprotection.** Any previously protected block can be temporarily unprotected in order to change stored data. The temporary unprotection mode is activated by bringing  $\overline{RP}$  to  $V_{ID}$ . During the temporary unprotection mode the previously protected blocks are unprotected. A block can be selected and data can be modified by executing the Erase or Programinstruction with the  $\overline{RP}$  signal held at  $V_{ID}$ . When  $\overline{RP}$  is returned to  $V_{IH}$ , all the previously protected blocks are again protected

Block Unprotection. All protected blocks can be unprotected on programming equipment to allow updating of bit contents. All blocks must first be protected before the unprotection operation. Block unprotection is activated when A9,  $\overline{G}$  and  $\overline{E}$  are at VID and A12, A15 at VIH. The Block Unprotection algorithm is shown in Figure 15. Unprotection is initiated by the edge of  $\overline{W}$  falling to  $V_{IL}$ . After a delay of 10ms, the unprotection operation will end. Unprotection verify is achieved by bringing G and E to  $V_{IL}$  while A0 is at  $V_{IL}$ , A6 and A1 are at  $V_{IH}$  and A9 remains at V<sub>ID</sub>. In these conditions, reading the output data will yield 00h if the block defined by the inputs A13-A18 has been succesfully unprotected. Each block must be separately verified by giving its address in order to ensure that it has been unprotected

Table 4. User Bus Operations (1)

Operation	Ē	G	w	RP	Α0	A1	A6	A9	A12	A15	DQ0-DQ7
Read Byte	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	A0	A1	A6	A9	A12	A15	Data Output
Write Byte	V <sub>IL</sub>	$V_{IH}$	V <sub>IL</sub>	$V_{IH}$	A0	A1	A6	A9	A12	A15	Data Input
Output Disable	$V_{IL}$	$V_{IH}$	V <sub>IH</sub>	$V_{IH}$	X	Х	Х	Х	Х	Х	Hi-Z
Standby	VIH	Х	Х	ViH	Х	Х	Х	Х	Х	Х	Hi-Z
Reset	Х	Х	Х	V <sub>IL</sub>	Х	Х	Х	Х	Х	Х	Hi-Z
Block Protection <sup>(2,4)</sup>	V <sub>IL</sub>	V <sub>ID</sub>	V <sub>IL</sub> Pulse	V <sub>IH</sub>	Х	Х	Х	V <sub>ID</sub>	Х	Х	Х
Blocks Unprotection <sup>(4)</sup>	V <sub>ID</sub>	V <sub>ID</sub>	V <sub>IL</sub> Pulse	V <sub>IH</sub>	Х	Х	Х	V <sub>ID</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х
Block Protection Verify <sup>(2,4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>ID</sub>	A12	A15	Block Protect Status <sup>(3)</sup>
Block Unprotection Verify <sup>(2,4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>ID</sub>	A12	A15	Block Protect Status <sup>(3)</sup>
Block Temporary Unprotection	Х	Х	Х	V <sub>ID</sub>	Х	Х	Х	Х	Х	Х	x

Table 5. Read Electronic Signature (following AS instruction or with A9 =  $V_{ID}$ )

Org.	Code	Device	Ē	G	w	A0	<b>A</b> 1	Other Addresses	DQ0- DQ7
Mord	Manufact. Code		$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	$V_{IL}$	Don't Care	20h
wide	Word- wide Device Code	M29W004T	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Don't Care	EAh
		M29W004B	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Don't Care	EBh
Purto	Manufact. Code		$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Don't Care	20h
Byte- wide	Device Code	M29W004T	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Don't Care	EAh
	50000 0000	M29W004B	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Don't Care	EBh

Table 6. Read Block Protection with AS Instruction

Code	Ē	G	w	Α0	A1	A13-A18	Other Addresses	DQ0-DQ7
Protected Block	VIL	VIL	V <sub>IH</sub>	VIL	V <sub>IH</sub>	Block Address	Don't Care	01h
Unprotected Block	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Block Address	Don't Care	00h

Notes: 1. X = V<sub>IL</sub> or V<sub>IH</sub>

2. Block Address must be given on A13-A18 bits.
3. See Table 6.
4. Operation performed on programming equipment.

#### INSTRUCTIONS AND COMMANDS

The Command Interface latches commands written to the memory. Instructions are made up from one or more commands to perform Read Memory Array, Read Electronic Signature, Read Block Protection, Program, Block Erase, Chip Erase, Erase Suspend and Erase Resume. Commands are made of address and data sequences. The instructions require from 1 to 6 cycles, the first or first three of which are always write operations used to initiate the instruction. They are followed by either further write cycles to confirm the first command or execute the command immediately. Command sequencing must be followed exactly. Any invalid combination of commands will reset the device to Read Array. The increased number of cycles has been chosen to assure maximum data security. Instructions are initialised by two initial Coded cycles which unlock the Command Interface. In addition, for Erase, instruction confirmation is again preceded by the two Coded cycles.

#### **Status Register Bits**

P/E.C. status is indicated during execution by Data Polling on DQ7, detection of Toggle on DQ6 and DQ2, or Error on DQ5 and Erase Timer DQ3 bits. Any read attempt during Program or Erase command execution will automatically output these five Status Register bits. The P/E.C. automatically sets

Table 7. Commands

Hex Code	Command			
00h	Invalid/Reserved			
10h	Chip Erase Confirm			
20h	Reserved			
30h	Block Erase Resume/Confirm			
80h	Set-up Erase			
90h	Read Electronic Signature/ Block Protection Status			
A0h	Program			
B0h	Erase Suspend			
F0h	Read Array/Reset			

bits DQ2, DQ3, DQ5, DQ6 and DQ7. Other bits (DQ0, DQ1 and DQ4) are reserved for future use and should be masked. See Tables 9 and 10.

Data Polling Bit (DQ7). When Programming operations are in progress, this bit outputs the complement of the bit being programmed on DQ7. During Erase operation, it outputs a '0'. After completion of the operation, DQ7 will output the bit last programmed or a '1' after erasing. Data Polling is valid and only effective during P/E.C. operation, that is after the fourth W pulse for programming or after the sixth W pulse for erase. It must be performed at the address being programmed or at an address within the block being erased. If all the blocks selected for erasure are protected, DQ7 will be set to '0' for about 100us, and then return to the previous addressed memory data value. See Figure 11 for the Data Polling flowchart and Figure 10 for the Data Polling waveforms. DQ7 will also flag the Erase Suspend mode by switching from '0' to '1' at the start of the Erase Suspend. In order to monitor DQ7 in the Erase Suspend mode an address within a block being erased must be provided. For a Read Operation in Erase Suspend mode, DQ7 will output '1' if the read is attempted on a block being erased and the data value on other blocks. During Program operation in Erase Suspend Mode, DQ7 will have the same behaviour as in the normal program execution outside of the suspend mode.

Toggle Bit (DQ6). When Programming or Erasing operations are in progress, successive attempts to read DQ6 will output complementary data. DQ6 will toggle following toggling of either G, or E when G is low. The operation is completed when two successive reads yield the same output data. The next read will output the bit last programmed or a '1' after erasing. The toggle bit DQ6 is valid only during P/E.C. operations, that is after the fourth  $\overline{W}$  pulse for programming or after the sixth W pulse for Erase. If the blocks selected for erasure are protected, DQ6 will toggle for about 100µs and then return back to Read. DQ6 will be set to '1' if a Read operation is attempted on an Erase Suspend block. When erase is suspended DQ6 will toggle during programming operations in a block different to the block in Erase Suspend. Either E or G toggling will cause DQ6 to toggle. See Figure 12 for Toggle Bit flowchart and Figure 13 for Toggle Bit waveforms.

Table 8. Instructions (1)

Mne.	Instr.	Cyc.		1st Cyc.	2nd Cyc.	3rd Cyc.	4th Cyc.	5th Cyc.	6th Cyc.	7th Cyc.		
	D 1/D .	1+	Addr. (3,7)	Х	Read Mem	ory Arrayı	until a new write cycle is initiated.					
RD (2,4)	Read/Reset Memory	17	Data	F0h	Tread Memory Array until a new write cycle is illitiated.							
	Array	3+	Addr. (3,7)	5555h	2AAAh	5555h		nory Array ι	ıntil a new v	vrite cycle		
		31	Data	AAh	55h	F0h	is initiated.	•				
AS (4)	A 12 Octobri	0.	Addr. (3,7)	5555h	2AAAh	5555h		tronic Signa				
AS	Auto Select	3+	Data	AAh	55h	90h		Status until ee Note 5 a		e cycle is		
PG	Program	4	Addr. (3,7)	5555h	2AAAh	5555h	Program Address					
	riogiam	, ·	Data	AAh	55h	A0h						
BE	Block Erase	6	Addr. (3,7)	5555h	2AAAh	5555h	5555h	2AAAh	Block Address	Additional Block <sup>(8)</sup>		
			Data	AAh	55h	80h	AAh	55h	30h	30h		
CE	Chip Erase	6	Addr. (3,7)	5555h	2AAAh	5555h	5555h	2AAAh	5555h	Note 9		
			Data	AAh	55h	80h	AAh	55h	10h	11010 0		
ES (10)	Erase	1	Addr. (3,7)	Х				d all the da		rom any		
	Suspend	·	Data	B0h	Block(s) not being erased then Resume Erase.							
ER	Erase	1	Addr. (3,7)	Х		0	00	until Erase	completes	or Erase		
	Resume	·	Data	30h	is suspend	led another	time					

- Notes: 1. Commands not interpreted in this table will default to read array mode.

  2. A wait of t<sub>PLYH</sub> is necessary after a Read/Reset command if the memory was in an Erase or Program mode before starting any new operation (See Table 14 and Figure 9).

  - 4. The first cycles of the RD or AS instructions are followed by read operations. Any number of read cycles can occur after the command cycles.
  - Signature Address bits A0, A1 at V<sub>IL</sub> will output Manufacturer code (20h). Address bits A0 at V<sub>IH</sub> and A1 at V<sub>IL</sub> will output Device code.
  - 6. Block Protection Address: A0 at V<sub>IL</sub>, A1 at V<sub>IH</sub> and A13-A18 within the Block will output the Block Protection status.
  - 7. For Coded cycles address inputs A15-A18 are don't care.
  - 8. Optional, additional Blocks addresses must be entered within the erase timeout delay after last write entry, timeout status Optional, additional blocks addresses finds be entered within the enase timeout delay after last white entry, timeout status can be verified through DQ3 value (see Erase Timer Bit DQ3 description). When full command is entered, read Data Polling or Toggle bit until Erase is completed or suspended.
    Read Data Polling, Toggle bits or RB until Erase completes.
    During Erase Suspend, Read and Data Program functions are allowed in blocks not being erased.

<u>577</u>

Table 9. Status Register Bits

DQ	Name	Logic Level	Definition	Note			
		'1'	Erase Complete or erase block in Erase Suspend	N. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.			
7	Data	'0'	Erase On-going	Indicates the P/E.C. status, check during Program or Erase, and on completion			
,	Polling		Program Complete or data of non erase block during Erase Suspend	before checking bits DQ5 for Program or Erase Success.			
		DQ	Program On-going				
		'-1-0-1-0-1-0-1-'	Erase or Program On-going	Successive reads output complementary			
6	Toggle Bit	DQ	Program Complete	data on DQ6 while Programming or Erase operations are on-going. DQ6 remains at			
	109910 211	'-1-1-1-1-1-1-'	Erase Complete or Erase Suspend on currently addressed block	constant level when P/Ē.C. operations are completed or Erase Suspend is acknowledged.			
5	Error Bit	'1'	Program or Erase Error	This bit is set to '1' in the case of			
	LITOI BIL	'0'	Program or Erase On-going	Programming or Erase failure.			
4	Reserved						
3	Erase Time Bit	'1'	Erase Timeout Period Expired	P/E.C. Erase operation has started. Only possible command entry is Erase Suspend (ES).			
	Time Bit	'0'	Erase Timeout Period On-going	An additional block to be erased in parallel can be entered to the P/E.C.			
2	'-1-0-1-0-1-0-		Chip Erase, Erase or Erase Suspend on the currently addressed block. Erase Error due to the currently addressed block (when DQ5 = '1').	Indicates the erase status and allows to			
		1	Program on-going, Erase on-going on another block or Erase Complete	identify the erased block			
		DQ	Erase Suspend read on non Erase Suspend block				
1	Reserved						
0	Reserved						

Notes: Logic level '1' is High, '0' is Low.-0-1-0-0-0-1-1-1-0- represent bit value in successive Read operations.

Table 10. Polling and Toggle Bits

Mode	DQ7	DQ6	DQ2
Program	DQ7	Toggle	1
Erase	0	Toggle	Note 1
Erase Suspend Read (in Erase Suspend block)	1	1	Toggle
Erase Suspend Read (outside Erase Suspend block)	DQ7	DQ6	DQ2
Erase Suspend Program	DQ7	Toggle	N/A

**Note:** 1. Toggle if the address is within a block being erased. '1' if the address is within a block not being erased.

Toggle Bit (DQ2). This toggle bit, together with DQ6, can be used to determine the device status during the Erase operations. It can also be used to identify the block being erased. During Erase or Erase Suspend a read from a block being erased will cause DQ2 to toggle. A read from a block not being erased will set DQ2 to '1' during erase and to DQ2 during Erase Suspend. During Chip Erase a read operation will cause DQ2 to toggle as all blocks are being erased. DQ2 will be set to '1' during program operation and when erase is complete. After erase completion and if the error bit DQ5 is set to '1', DQ2 will toggle if the faulty block is addressed.

Error Bit (DQ5). This bit is set to '1' by the P/E.C. when there is a failure of programming, block erase, or chip erase that results in invalid data in the memory block. In case of an error in block erase or program, the block in which the error occured or to which the programmed data belongs, must be discarded. The DQ5 failure condition will also appear if a user tries to programa '1' to a location that is previously programmed to '0'. Other Blocks may still be used. The error bit resets after a Read/Reset (RD) instruction. In case of success of Program or Erase, the error bit will be set to '0'.

**Erase Timer Bit (DQ3).** This bit is set to '0' by the P/E.C. when the last block Erase command has been entered to the Command Interface and it is awaiting the Erase start. When the erase timeout period is finished, after 50μs to 90μs, DQ3 returns to '1'.

#### **Coded Cycles**

The two Coded cycles unlock the Command Interface. They are followed by an input command or a

confirmation command. The Coded cycles consist of writing the data AAh at address 5555h during the first cycle. During the second cycle the Coded cycles consist of writing the data 55h at address 2AAAh. A0 to A14 are valid, other address lines are 'don't care'. The Coded cycles happen on first and second cycles of the command write or on the fourth and fifth cycles.

#### Instructions

See Table 8.

Read/Reset (RD) Instruction. The Read/Reset instruction consists of one write cycle giving the command F0h. It can be optionally preceded by the two Coded cycles. Subsequentread operations will read the memory array addressed and output the data read. A wait state of  $10\mu s$  is necessary after Read/Reset prior to any valid read if the memory was in an Erase mode when the RD instruction is given.

Auto Select (AS) Instruction. This instruction uses the two Coded cycles followed by one write cycle giving the command 90h to address 5555h for command set-up. A subsequentread will output the manufacturer code and the device code or the block protection status depending on the levels of A0 and A1 The manufacturer code, 20h, is output when the addresses lines A0 and A1 are Low, the device code, EAh for Top Boot, EBh for Bottom Boot is output when A0 is High with A1 Low.

The AS instruction also allows access to the block protection status. After givingthe AS instruction, A0 and A6 are set to  $\rm V_{IL}$  with A1 at  $\rm V_{IH}$ , while A13-A18 define the address of the block to be verified. A read in these conditions will output a 01h if the block is protected and a 00h if the block is not protected.

Program (PG) Instruction. This instruction uses four write cycles. The Program command A0h is written to address 5555h on the third cycle after two Coded cycles. A fourth write operation latches the Address on the falling edge of  $\overline{W}$  or  $\overline{E}$  and the Data to be written on the rising edge and starts the P/E.C. Read operations output the Status Register bits after the programming has started. Memory programming is made only by writing '0' in place of '1'. Status bits DQ6 and DQ7 determine if programming is on-going and DQ5 allows verification of any possible error. Programming at an address not in blocks being erased is also possible during erase suspend. In this case, DQ2 will toggle at the address being programmed.

Table 11. AC Measurement Conditions

	1
Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Figure 4. AC Testing Input Output Waveform




Figure 5. AC Testing Load Circuit




Table 12. Capacitance<sup>(1)</sup>  $(T_A = 25 \, {}^{\circ}C, f = 1 \, MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

Table 13. DC Characteristics

(T<sub>A</sub> = 0 to 70°C, -20 to 85°C or -40 to 85°C; V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±1	μΑ
I <sub>CC1</sub>	Supply Current (Read) Byte	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$		10	mA
I <sub>CC1</sub>	Supply Current (Read) Word	$\overline{E} = V_{IL}, \overline{G} = V_{IH}, f = 6MHz$		10	mA
I <sub>CC3</sub>	Supply Current (Standby)	$\overline{E} = V_{CC} \pm 0.2V$		50	μΑ
I <sub>CC4</sub> <sup>(1)</sup>	Supply Current (Program or Erase)	Byte program, Block or Chip Erase in progress		20	mA
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V
V <sub>IH</sub>	Input High Voltage		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA		0.45	V
V <sub>OH</sub>	Output High Voltage CMOS	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.4V		V
V <sub>ID</sub>	A9 Voltage (Electronic Signature)		11.0	12.0	V
I <sub>ID</sub>	A9 Current (Electronic Signature)	A9 = V <sub>ID</sub>		100	μΑ
V <sub>LKO</sub>	Supply Voltage (Erase and Program lock-out)		2.0	2.3	V

Note: 1. Sampled only, not 100% tested.

Table 14A. Read AC Characteristics  $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C})$ 

				M	29W004T /	/M29W004	4B	
Symbol	Alt	Parameter	Test	-9	00	-1	00	Unit
	7	i di dinete.	Condition	$V_{CC}$ = 3.0V to 3.6V $C_L$ = 30pF		V <sub>CC</sub> = 2.7V to 3.6V C <sub>L</sub> = 30pF		
				Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	E = V <sub>IL</sub> , G = V <sub>IL</sub>	90		100		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	<u>E</u> = V <sub>IL</sub> , G = V <sub>IL</sub>		90		100	ns
t <sub>ELQX</sub> (1)	$t_{LZ}$	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t <sub>ELQV</sub> (2)	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100	ns
t <sub>GLQX</sub> (1)	t <sub>OLZ</sub>	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
t <sub>GLQV</sub> (2)	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_IL$		35		40	ns
t <sub>EHQX</sub>	t <sub>OH</sub>	Chip Enable High to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t <sub>EHQZ</sub> (1)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$		30		30	ns
t <sub>GHQX</sub>	t <sub>OH</sub>	Output Enable High to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$		30		30	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	<u>E</u> = V <sub>IL</sub> , G = V <sub>IL</sub>	0		0		ns
t <sub>PLYH</sub> (1,3)	t <sub>RRB</sub>	RP Low to Read Mode			10		10	μs
t <sub>PHEL</sub>	t <sub>RH</sub>	RP High to Chip Enable Low		50		50		ns
t <sub>PLPX</sub>	t <sub>RP</sub>	RP Pulse Width		500		500		ns

Notes: 1. Sampled only, not 100% tested.
2. G may be delayed by up to telov - tolov after the falling edge of E without increasing telov.
3. To be considered only if the Reset pulse is given while the memory is in Erase mode.

Table 14B. Read AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C})$ 

				M	29W004T	M29W004	IВ	
Symbol	Alt	Parameter	Test Condition	-1	20	-1:	50	Unit
			Condition	$V_{CC} = 2.7V \text{ to } 3.6V$		V <sub>CC</sub> = 2.7V to 3.6V		
				Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	$\overline{\underline{E}} = V_{IL},$ $\overline{G} = V_{IL}$	120		150		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	<u>E</u> = V <sub>IL</sub> , G = V <sub>IL</sub>	120			150	ns
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t <sub>ELQV</sub> (2)	t <sub>CE</sub>	Chip Enable Low to Output Valid	G = V <sub>IL</sub>		120		150	ns
t <sub>GLQX</sub> (1)	t <sub>OLZ</sub>	Output Enable Low to Output Transition	$\overline{E} = V_IL$	0		0		ns
t <sub>GLQV</sub> (2)	toE	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		55	ns
t <sub>EHQX</sub>	t <sub>OH</sub>	Chip Enable High to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t <sub>EHQZ</sub> (1)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$		30		40	ns
t <sub>GHQX</sub>	tон	Output Enable High to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_IL$		30		40	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	<u>E</u> = V <sub>IL</sub> , G = V <sub>IL</sub>	0		0		ns
t <sub>PLYH</sub> (1,3)	t <sub>RRB</sub>	RP Low to Read Mode			10		10	μs
t <sub>PHEL</sub>	t <sub>RH</sub>	RP High to Chip Enable Low		50		50		ns
t <sub>PLPX</sub>	t <sub>RP</sub>	RP Pulse Width		500		500		ns

Notes: 1. Sampled only, not 100% tested.
2. G may be delayed by up to telov - tglov after the falling edge of E without increasing telov.
3. To be considered only if the Reset pulse is given while the memory is in Erase mode.

Figure 6. Read Mode AC Waveforms




Table 15A. Write AC Characteristics, Write Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C})$ 

				M29W004T	/ M29W004E	3	
Symbol	Alt	Parameter	-90 V <sub>CC</sub> = 3.0V to 3.6V C <sub>L</sub> = 30pF		-1	00	Unit
Cymbol		T di diffeter			V <sub>CC</sub> = 2.7V to 3.6V C <sub>L</sub> = 30pF		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	90		100		ns
telwl	tcs	Chip Enable Low to Write Enable Low	0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	45		50		ns
$t_{\text{DVWH}}$	t <sub>DS</sub>	Input Valid to Write Enable High	45		50		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	0		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	30		30		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	0		0		ns
$t_{WLAX}$	t <sub>AH</sub>	Write Enable Low to Address Transition	45		50		ns
$t_{\text{GHWL}}$		Output Enable High to Write Enable Low	0		0		ns
tvcheL	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low	50		50		μs
t <sub>WHGL</sub>	t <sub>OEH</sub>	Write Enable High to Output Enable Low	0		0		ns
t <sub>PHPHH</sub> (1,2)	t <sub>VIDR</sub>	RP Rise Time to V <sub>ID</sub>	500		500		ns
t <sub>PLPX</sub>	t <sub>RP</sub>	RP Pulse Width	500		500		ns
t <sub>WHRL</sub> (1)	t <sub>BUSY</sub>	Program Erase Valid to RB Delay		90		90	ns
t <sub>PHWL</sub> (1)	t <sub>RSP</sub>	RP High to Write Enable Low	4		4		μs

Block Erase (BE) Instruction. This instruction uses a minimum of six write cycles. The Erase Set-up command 80h is written to address 5555h on third cycle after the two Coded cycles. The Block Erase Confirm command 30h is similarly written on the sixth cycle after another two Coded cycles. During the input of the second command an address within the block to be erased is given and latched into the memory. Additional block Erase Confirm commands and block addresses can be written subsequently to erase other blocks in parallel, without further Coded cycles. The erase will start after the erase timeout period (see Erase Timer Bit DQ3 description). Thus, additional Erase Confirm commands for other blocks must be given within this delay. The input of a new Erase Confirm command will restart the timeout period. The status of the internal timer can be monitored through the level of DQ3, if DQ3 is '0' the Block Erase Command has been given and the timeout is running, if DQ3 is '1', the timeout has expired and the P/E.C. is erasing the Block(s). If the second command given is not an erase confirm or if the Coded cycles are wrong, the instruction aborts, and the device is reset to Read Array. It is not necessary to program the block with 00h as the P/E.C. will do this automatically before to erasing to FFh. Read operations

47/ 16/30

Notes: 1. Sample only, not 100% tested. 2. This timing is for Temporary Block Unprotection operation.

Table 15B. Write AC Characteristics, Write Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C})$ 

				M29W004T	/ M29W004B	}	Unit
Symbol	Alt	Parameter	-1	20	-1:	50	
			V <sub>CC</sub> = 2.7V to 3.6V		V <sub>CC</sub> = 2.7V to 3.6V		1
			Min	Max	Min	Max	]
t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	120		150		ns
t <sub>ELWL</sub>	tcs	Chip Enable Low to Write Enable Low	0		0		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	50		65		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High	50		65		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	0		0		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	30		35		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	0		0		ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Transition	50		65		ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	0		0		ns
t <sub>VCHEL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low	50		50		μs
t <sub>WHGL</sub>	t <sub>OEH</sub>	Write Enable High to Output Enable Low	0		0		ns
t <sub>PHPHH</sub> (1,2)	t <sub>VIDR</sub>	RP Rise Time to V <sub>ID</sub>	500	500			ns
t <sub>PLPX</sub>	t <sub>RP</sub>	RP Pulse Width	500		500		ns
t <sub>WHRL</sub> (1)	t <sub>BUSY</sub>	Program Erase Valid to RB Delay		90		90	ns
t <sub>PHWL</sub> (1)	t <sub>RSP</sub>	RP High to Write Enable Low	4		4		μS

Notes: 1. Sample only, not 100% tested.

Chip Erase (CE) Instruction. This instruction uses six write cycles. The Erase Set-up command 80h is written to address 5555h on the third cycle after the two Coded cycles. The Chip Erase Confirm command 10h is similarly written on the sixth cycle after another two Coded cycles. If the second command given is not an erase confirm or if the Coded cycles are wrong, the instruction aborts and the device is resetto Read Array. It is not necessary to program the array with 00h first as the P/E.C. will automatically do this before erasing it to FFh. Read operations after the sixth rising edge of  $\overline{W}$  or  $\overline{E}$ output the Status Register bits. During the execution of the erase by the P/E.C., Data Polling bit DQ7 returns '0', then '1' on completion. The Toggle bits DQ2 and DQ6 toggle during erase operation and

after the sixth rising edge of  $\overline{\mathbb{W}}$  or  $\overline{\mathbb{E}}$  output the status register status bits.

During the execution of the erase by the P/E.C., the memory accepts only the Erase Suspend ES and Read/Reset RD instructions. Data Polling bit DQ7 returns '0' while the erasure is in progress and '1' when it has completed. The Toggle bit DQ2 and DQ6 toggle during the erase operation. They stop when erase is completed. After completion the Status Register bit DQ5 returns '1' if there has been an erase failure. In such a situation, the Toggle bit DQ2 can be used to determine which block is not correctly erased. In the case of erase failure, a Read/Reset RD instruction is necessary in order to reset the P/E.C.

<sup>2.</sup> This timing is for Temporary Block Unprotection operation.




Figure 7. Write AC Waveforms, W Controlled

**Note:** Address are latched on the falling edge of  $\overline{W}$ , Data is latched on the rising edge of  $\overline{W}$ .

stop when erase is completed. After completion the Status Register bit DQ5 returns '1' if there has been an Erase Failure.

Erase Suspend (ES) Instruction. The Block Erase operation may be suspended by this instruction which consists of writing the command B0h without any specific address. No Coded cycles are required. It permits reading of data from another block and programming in another block while an erase operation is in progress. Erase suspend is accepted only during the Block Erase instruction execution. Writing this command during Erase timeout will, in addition to suspending the erase, terminate the timeout. The Toggle bit DQ6 stops toggling when the P/E.C. is suspended. The Toggle

bits will stop toggling between 0.1µs and 15µs after the Erase Suspend (ES) command has been written. The device will then automatically be set to Read Memory Array mode. When erase is suspended, a Read from blocks being erased will output DQ2 toggling and DQ6 at '1'. A Read from a block not being erased returns valid data. During suspension the memory will respond only to the Erase Resume ER and the Program PG instructions. A Program operation can be initiated during erase suspend in one of the blocks not being erased. It will result in both DQ2 and DQ6 toggling when the data is being programmed. ARead/Reset command will definitively abort erasure and result in invalid data in the blocks being erased.

Table 16A. Write AC Characteristics, Chip Enable Controlled

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -20 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 85^{\circ}\text{C})$ 

			l l	M29W004T	M29W004	В	
Symbol	Alt	Parameter	-(	90	-1	00	Unit
Cymbol		T drameter	V <sub>CC</sub> = 3.0V to 3.6V C <sub>L</sub> = 30pF		V <sub>CC</sub> = 2.7V to 3.6V C <sub>L</sub> = 30pF		
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	90		100		ns
twlel	tws	Write Enable Low to Chip Enable Low	0		0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	45		50		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Input Valid to Chip Enable High	45		5		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition	0		0		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enable High	0		0		ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	20		20		ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low	0		0		ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Chip Enable Low to Address Transition	45		50		ns
t <sub>GHEL</sub>		Output Enable High Chip Enable Low	0		0		ns
tvchwL	tvcs	V <sub>CC</sub> High to Write Enable Low	50		50		μs
t <sub>EHGL</sub>	t <sub>OEH</sub>	Chip Enable High to Output Enable Low	0		0		ns
t <sub>PHPHH</sub> (1,2)	t <sub>VIDR</sub>	RP Rise TIme to V <sub>ID</sub>	500		500		ns
t <sub>PLPX</sub>	t <sub>RP</sub>	RP Pulse Width	500		500		ns
t <sub>EHRL</sub> (1)	t <sub>BUSY</sub>	Program Erase Valid to RB Delay	90 90		90	ns	
t <sub>PHWL</sub> (1)	t <sub>RSP</sub>	RP High to Write Enable Low	4		4		μS

Erase Resume (ER) Instruction. If an Erase Suspend instruction was previously executed, the erase operation may be resumed by giving the command 30h, at any address, and without any Coded cycles.

#### **POWER SUPPLY**

#### **Power Up**

The memory Command Interface is reset on power up to Read Array. Either E or W must be tied to V<sub>IH</sub>

during Power Up to allow maximum security and the possibility to write a command on the first rising edge of  $\overline{E}$  and  $\overline{W}$ . Any write cycle initiation is blocked when Vcc is below V<sub>LKO</sub>.

#### **Supply Rails**

Normal precautions must be taken for supply voltage decoupling; each device in a system should have the V<sub>CC</sub> rail decoupled with a 0.1µF capacitor close to the V<sub>CC</sub> and V<sub>SS</sub> pins. The PCB trace widths should be sufficient to carry the V<sub>CC</sub> program and erase currents required.

Notes: 1. Sample only, not 100% tested. 2. This timing is for Temporary Block Unprotection operation.

## Table 16B. Write AC Characteristics, Chip Enable Controlled ( $T_A=0$ to $70^{\circ}C$ , -20 to $85^{\circ}C$ or -40 to $85^{\circ}C$ )

			l n	//29W004T	/ M29W004	В	
Symbol	Alt	Parameter	-1	20	-1	50	Unit
			V <sub>CC</sub> = 2.7	V to 3.6V	V <sub>CC</sub> = 2.7V to 3.6V		]
			Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Address Valid to Next Address Valid	120		150		ns
t <sub>WLEL</sub>	tws	Write Enable Low to Chip Enable Low	te Enable Low to Chip Enable Low 0 0		0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	50		50		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Input Valid to Chip Enable High	50		50		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition	0	0			ns
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enable High	0		0		ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	20		20		ns
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low	0		0		ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Chip Enable Low to Address Transition	50		50		ns
t <sub>GHEL</sub>		Output Enable High Chip Enable Low	0		0		ns
t <sub>VCHWL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Write Enable Low	50		50		μs
t <sub>EHGL</sub>	toeh	Chip Enable High to Output Enable Low	0		0		ns
t <sub>PHPHH</sub> (1,2)	t <sub>VIDR</sub>	RP Rise TIme to V <sub>ID</sub>	500 500			ns	
t <sub>PLPX</sub>	t <sub>RP</sub>	RP Pulse Width	500 500			ns	
t <sub>EHRL</sub> (1)	t <sub>BUSY</sub>	Program Erase Valid to RB Delay	90 90		90	ns	
t <sub>PHWL</sub> (1)	t <sub>RSP</sub>	RP High to Write Enable Low	4		4		μs

20/30

Notes: 1. Sample only, not 100% tested.
2. This timing is for Temporary Block Unprotection operation.




Figure 8. Write AC Waveforms, E Controlled

**Note:** Address are latched on the falling edge of  $\overline{E}$ , Data is latched on the rising edge of  $\overline{E}$ .




Figure 9. Read and Write AC Characteristics, RP Related

Table 17A. Data Polling and Toggle Bit AC Characteristics  $^{(1)}$   $(T_A=0\ to\ 70^{\circ}C,\ -20\ to\ 85^{\circ}C\ or\ -40\ to\ 85^{\circ}C)$ 

			M29W004T	M29W004B		
Sym-	Parameter	-9	90	-1	Unit	
bol	Tarameter	V <sub>CC</sub> = 3.0 C <sub>L</sub> =	V to 3.6V 30pF	V <sub>CC</sub> = 2.7 C <sub>L</sub> =		
		Min	Max	Min	Max	
twHQ7V	Write Enab <u>le</u> High to DQ7 Valid (Program, W Controlled)	10	2400	10	2400	ms
WHQ/V	Write Enable <u>High</u> to DQ7 Valid (Chip Erase, W Controlled)		30	1.0	30	sec
t <sub>EHO7V</sub>	Chip Enable High to DQ7 Valid (Program, E Controlled)	10	2400	10	2400	μs
LENQ/V	Chip Enable High to DQ7 Valid (Chip Erase, E Controlled)	1.0	30	1.0	30	sec
t <sub>Q7VQV</sub>	Q7 Valid to Output Valid (Data Polling)		35		40	ns
t <sub>WHQV</sub>	Write Enable High to Output Valid (Program)	10	2400	10	2400	μs
TVVHQV	Write Enable High to Output Valid (Chip Erase)	1.0	30	1.0	30	sec
t <sub>EHQV</sub>	Chip Enable High to Output Valid (Program)	10	2400	10	2400	μs
'EHQV	Chip Enable High to Output Valid (Chip Erase)	1.0	30	1.0	30	sec

Note: 1. All other timings are defined in Read AC Characteristics table.

# Table 17B. Data Polling and Toggle Bit AC Characteristics $^{(1)}$ (TA = 0 to 70°C, -20 to $85^{\circ}C$ or -40 to $85^{\circ}C)$

			M29W004T /	/ M29W004B	}	Unit
Sym- bol	Parameter	-1	20	-1	50	
		V <sub>CC</sub> = 2.7V to 3.6V		V <sub>CC</sub> = 2.7V to 3.6V		]
		Min	Max	Min	Max	
t <sub>WHQ7V</sub>	Write Enab <u>le</u> High to DQ7 Valid (Program, W Controlled)	10	2400	10	2400	ms
*WHQ/V	Write Enable High to DQ7 Valid (Chip Erase, W Controlled)		30	1.0	30	sec
t <sub>EHQ7V</sub>	Chip Enab <u>le</u> High to DQ7 Valid (Program, E Controlled)	10	2400	10	2400	μS
Eng/V	Chip Enable <u>Hig</u> h to DQ7 Valid (Chip Erase, E Controlled)	1.0	30	1.0	30	sec
t <sub>Q7VQV</sub>	Q7 Valid to Output Valid (Data Polling)		50		55	ns
twhov	Write Enable High to Output Valid (Program)	10	2400	10	2400	μs
TWHQV	Write Enable High to Output Valid (Chip Erase)	1.0	30	1.0	30	sec
tehov	Chip Enable High to Output Valid (Program)	10	2400	10	2400	μS
rengv	Chip Enable High to Output Valid (Chip Erase)	1.0	30	1.0	30	sec

Note: 1. All other timings are defined in Read AC Characteristics table.




Figure 10. Data Polling DQ7 AC Waveforms

Figure 11. Data Polling Flowchart




Figure 12. Data Toggle Flowchart




Table 18. Program, Erase Times and Program, Erase Endurance Cycles (TA = 0 to 70°C; VCC = 2.7V to 3.6V)

	М	29W004T / M29	9W004B	
Parameter	Min	Тур	Typical after 100k W/E Cycles	Unit
Chip Erase (Preprogrammed)		1.5	1.7	sec
Chip Erase		6.7	7.0	sec
Boot Block Erase		0.7		sec
Parameter Block Erase		0.6		sec
Main Block (32Kb) Erase		0.9		sec
Main Block (64Kb) Erase		1.4		sec
Chip Program (Byte)		8.2	8.2	sec
Byte Program		10	10	μs
Program/Erase Cycles (per Block)	100,000			cycles





Figure 13. Data Toggle DQ6, DQ2 AC Waveforms

Figure 14. Block Protection Flowchart



<u> 57</u>





Figure 15. All Blocks Unprotecting Flowchart

#### **ORDERING INFORMATION SCHEME**




## $\mbox{M29W004T}$ and $\mbox{M29W004B}$ are replaced respectively by the new version M29W004BT and M29W004BB

Devices are shipped from the factory with the memory content erased (to FFh).

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

## TSOP40 Normal Pinout - 40 lead Plastic Thin Small Outline, 10 x 20mm

Symb		mm		inches			
Symb	Тур	Min	Max	Тур	Min	Max	
А			1.20			0.047	
A1		0.05	0.15		0.002	0.006	
A2		0.95	1.05		0.037	0.041	
В		0.17	0.27		0.007	0.011	
С		0.10	0.21		0.004	0.008	
D		19.80	20.20		0.780	0.795	
D1		18.30	18.50		0.720	0.728	
Е		9.90	10.10		0.390	0.398	
е	0.50	_	_	0.020	_	_	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N		40			40		
СР			0.10			0.004	



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 1999 STMicroelectronics - All Rights Reserved
All other names are the property of their respective owners

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com