




# 74LCX646

## LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER/REGISTER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

- 5V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED:  
 $t_{PD} = 7.0\text{ ns (MAX.)}$  at  $V_{CC} = 3\text{V}$
- POWER-DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:  
 $|I_{OH}| = |I_{OL}| = 24\text{ mA (MIN)}$
- PCI BUS LEVELS GUARANTEED AT 24mA
- BALANCED PROPAGATION DELAYS:  
 $t_{PLH} \approx t_{PHL}$
- OPERATING VOLTAGE RANGE:  
 $V_{CC} (\text{OPR}) = 2.0\text{V to } 3.6\text{V}$  (1.5V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 646
- LATCH-UP PERFORMANCE EXCEEDS 500mA
- ESD PERFORMANCE:  
HBM >2000V; MM > 200V

### DESCRIPTION


The LCX646 is a low voltage CMOS OCTAL BUS TRANSCEIVER AND REGISTER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for both inputs and outputs.



This device consists of bus transceiver circuits with 3-state outputs, D type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into registers on the low-to high transition of the appropriate clock pin (clock AB or clock BA). Enable (G) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high impedance port may be stored in either register or in both.

The selected controls (Select AB Select BA) can multiplex stored and real time (transparent mode) data. The direction control determines which bus

### PIN CONNECTION AND IEC LOGIC SYMBOLS




will receive data when enable  $\bar{G}$  is active (low). In the isolation mode (enable  $\bar{G}$  high), "A" data may be stored in one register and/or "B" data may be stored in the other register. When an output bus is disabled, the input bus is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

It has same speed performance at 3.3V than 5V, AC/ACT family, combined with a lower power consumption.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2kV ESD immunity and transient excess voltage.


## INPUT AND OUTPUT EQUIVALENT CIRCUIT




## PIN DESCRIPTION

| PIN No                         | SYMBOL          | NAME AND FUNCTION                              |
|--------------------------------|-----------------|--|
| 1                              | CAB             | A to B Clock Input (LOW to HIGH, Edge-Trigged) |
| 2                              | SAB             | Select A to B Source Input                     |
| 3                              | DIR             | Direction Control Input                        |
| 4, 5, 6, 7, 8, 9, 10, 11       | A1 to A8        | A Data Inputs/Outputs                          |
| 20, 19, 18, 17, 16, 15, 14, 13 | B1 to B8        | B Data Inputs/Outputs                          |
| 21                             | $\bar{G}$       | Output Enable Input (Active LOW)               |
| 22                             | SBA             | Select B to A Source Input                     |
| 23                             | CBA             | B to A Clock Input (LOW to HIGH, Edge-Trigged) |
| 12                             | GND             | Ground (0V)                                    |
| 24                             | V <sub>CC</sub> | Positive Supply Voltage                        |

## LOGIC DIAGRAM



## TIMING CHART



## TRUTH TABLE

| $\bar{G}$ | DIR | CAB | CBA | SAB | SBA | A       | B       | FUNCTION  |
|-----------|-----|-----|-----|-----|-----|---------|---------|---|
| H         | X   |     |     |     |     | INPUTS  | INPUTS  | Both the A bus and the B bus are inputs   |
|           |     | X   | X   | X   | X   | Z       | Z       | The output functions of the A and B bus are disabled  |
|           |     | —   | —   | X   | X   | INPUTS  | INPUTS  | Both the A and B bus are used as inputs to the internal flip-flops. Data on the bus will be stored on low to high transition of the clock inputs  |
| L         | H   |     |     |     |     | INPUTS  | OUTPUTS | The A bus are inputs and the B bus are outputs  |
|           |     | X   | X*  | L   | X   | L       | L       | The data at the A bus are displayed on the B bus  |
|           |     | —   | X*  | L   | X   | H       | H       |   |
|           |     | —   | X*  | L   | X   | L       | L       | The data on the A bus are displayed on the B bus.<br>The data on the A bus are stored in the A internal flip-flop on low to high transition of the clock pulse.                           |
|           |     | X   | X*  | H   | X   | X       | Qn      |   |
|           |     | —   | X*  | H   | X   | L       | L       | The data on the A bus are stored in the A internal flip-flop on low to high transition of the clock pulse.<br>The states of the A internal flip-flops propagate directly to the B bus     |
| L         | L   |     |     |     |     | OUTPUTS | INPUTS  | The B bus are inputs and the A bus are outputs  |
|           |     | X*  | X   | X   | L   | L       | L       | The data on the B bus are displayed on the A bus  |
|           |     | X*  | —   | X   | L   | H       | H       |   |
|           |     | X*  | —   | X   | L   | L       | L       | The data on the B bus are displayed on the A bus.<br>The data on the B bus are stored on the B internal flip-flop on low to high transition of the clock pulse                            |
|           |     | X*  | X   | X   | H   | Qn      | X       |   |
|           |     | x*  | —   | X   | H   | L       | L       | The data on the B bus are stored in the B internal flip-flop on low to high transition of the clock pulse. The states of the B internal flip-flops propagate output directly to the A bus |

X : DON'T CARE

Z : HIGH IMPEDANCE

Qn : THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION OF THE CLOCK INPUTS

\*: THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW TO HIGH TRANSITION OF

**ABSOLUTE MAXIMUM RATINGS**

| <b>Symbol</b> | <b>Parameter</b>                              | <b>Value</b>           | <b>Unit</b> |
|---------------|---|------------------------|-------------|
| $V_{CC}$      | Supply Voltage                                | -0.5 to + 7.0          | V           |
| $V_I$         | DC Input Voltage                              | -0.5 to + 7.0          | V           |
| $V_O$         | DC Output Voltage (OFF state)                 | -0.5 to + 7.0          | V           |
| $V_O$         | DC Output Voltage (High or Low State) (note1) | -0.5 to $V_{CC} + 0.5$ | V           |
| $I_{IK}$      | DC Input Diode Current                        | - 50                   | mA          |
| $I_{OK}$      | DC Output Diode Current (note2)               | $\pm 50$               | mA          |
| $I_O$         | DC Output Source/Sink Current                 | $\pm 50$               | mA          |
| $I_{CC}$      | DC Supply Current per Supply Pin              | $\pm 100$              | mA          |
| $I_{GND}$     | DC Ground Current per Supply Pin              | $\pm 100$              | mA          |
| $T_{STG}$     | Storage Temperature                           | -65 to +150            | °C          |
| $T_L$         | Lead Temperature (10 sec)                     | 300                    | °C          |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

1)  $I_O$  absolute maximum rating must be observed

2)  $V_O < GND$ ,  $V_O > V_{CC}$

**RECOMMENDED OPERATING CONDITIONS**

| <b>Symbol</b>    | <b>Parameter</b>  | <b>Value</b>  | <b>Unit</b> |
|------------------|---|---------------|-------------|
| $V_{CC}$         | Supply Voltage (note 1)   | 2.0 to 3.6    | V           |
| $V_I$            | Input Voltage   | 0 to 5.5      | V           |
| $V_O$            | Output Voltage (OFF state)                                      | 0 to 5.5      | V           |
| $V_O$            | Output Voltage (High or Low State)                              | 0 to $V_{CC}$ | V           |
| $I_{OH}, I_{OL}$ | High or Low Level Output Current ( $V_{CC} = 3.0$ to 3.6V)      | $\pm 24$      | mA          |
| $I_{OH}, I_{OL}$ | High or Low Level Output Current ( $V_{CC} = 2.7$ to 3.0V)      | $\pm 12$      | mA          |
| $T_{OP}$         | Operating Temperature:  | -40 to +85    | °C          |
| $dt/dv$          | Input Transition Rise or Fall Rate ( $V_{CC} = 3.0V$ ) (note 2) | 0 to 10       | ns/V        |

1) Truth Table guaranteed: 1.5V to 3.6V

2)  $V_{IN}$  from 0.8V to 2.0V

## DC SPECIFICATIONS

| Symbol           | Parameter                      | Test Conditions        |   | Value                   |                      | Unit |  |
|------------------|--------------------------------|------------------------|---|-------------------------|----------------------|------|--|
|                  |                                | V <sub>CC</sub><br>(V) |   | -40 to 85 °C            |                      |      |  |
|                  |                                |                        |   | Min.                    | Max.                 |      |  |
| V <sub>IH</sub>  | High Level Input Voltage       | 2.7 to 3.6             |   | 2.0                     |                      | V    |  |
| V <sub>IL</sub>  | Low Level Input Voltage        |                        |   |                         | 0.8                  | V    |  |
| V <sub>OH</sub>  | High Level Output Voltage      | 2.7 to 3.6             | V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>                               | I <sub>O</sub> =-100 µA | V <sub>CC</sub> -0.2 | V    |  |
|                  |                                | 2.7                    |   | I <sub>O</sub> =-12 mA  | 2.2                  |      |  |
|                  |                                | 3.0                    |   | I <sub>O</sub> =-18 mA  | 2.4                  |      |  |
|                  |                                |                        |   | I <sub>O</sub> =-24 mA  | 2.2                  |      |  |
| V <sub>OL</sub>  | Low Level Output Voltage       | 2.7 to 3.6             | V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>                               | I <sub>O</sub> =100 µA  | 0.2                  | V    |  |
|                  |                                | 2.7                    |   | I <sub>O</sub> =12 mA   | 0.4                  |      |  |
|                  |                                | 3.0                    |   | I <sub>O</sub> =16 mA   | 0.4                  |      |  |
|                  |                                | 3.0                    |   | I <sub>O</sub> =24 mA   | 0.55                 |      |  |
| I <sub>I</sub>   | Input Leakage Current          | 2.7 to 3.6             | V <sub>I</sub> = 0 to 5.5 V   |                         | ±5                   | µA   |  |
| I <sub>OZ</sub>  | 3 State Output Leakage Current | 2.7 to 3.6             | V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>V <sub>O</sub> = 0 to 5.5V |                         | ±5                   | µA   |  |
| I <sub>off</sub> | Power Off Leakage Current      | 0                      | V <sub>I</sub> or V <sub>O</sub> = 5.5V   |                         | 100                  | µA   |  |
| I <sub>CC</sub>  | Quiescent Supply Current       | 2.7 to 3.6             | V <sub>I</sub> = V <sub>CC</sub> or GND   |                         | 10                   | µA   |  |
|                  |                                |                        | V <sub>I</sub> or V <sub>O</sub> = 3.6 to 5.5V                                    |                         | ±10                  |      |  |
| ΔI <sub>CC</sub> | ICC incr. per input            | 2.7 to 3.6             | V <sub>IH</sub> = V <sub>CC</sub> -0.6V   |                         | 500                  | µA   |  |

## DYNAMIC SWITCHING CHARACTERISTICS

| Symbol           | Parameter                                    | Test Conditions        |   | Value                  |      |      | Unit |  |
|------------------|--|------------------------|---|------------------------|------|------|------|--|
|                  |  | V <sub>CC</sub><br>(V) |   | T <sub>A</sub> = 25 °C |      |      |      |  |
|                  |  |                        |   | Min.                   | Typ. | Max. |      |  |
| V <sub>OLP</sub> | Dynamic Low Voltage Quiet Output<br>(note 1) | 3.3                    | C <sub>L</sub> = 50 pF<br>V <sub>IL</sub> = 0 V<br>V <sub>IH</sub> = 3.3V |                        | 0.8  |      | V    |  |
|                  |  |                        |   |                        | -0.8 |      |      |  |

1) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

**AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub> = 50 pF, R<sub>L</sub> = 500 Ω, Input t<sub>r</sub> = t<sub>f</sub> = 2.5 ns)**

| Symbol                                 | Parameter  | Test Condition      |          | Value        |      | Unit |
|--|--|---------------------|----------|--------------|------|------|
|  |  | V <sub>cc</sub> (V) | Waveform | -40 to 85 °C | Min. |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation Delay Time<br>CAB or CBA to An or Bn | 2.7                 | 3        | 1.5          | 9.5  | ns   |
|  |  | 3.0 to 3.6          |          | 1.5          | 8.5  |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation Delay Time<br>An to Bn or Bn to An   | 2.7                 | 1        | 1.5          | 8.0  | ns   |
|  |  | 3.0 to 3.6          |          | 1.5          | 7.0  |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation Delay Time<br>SAB or SBA to An or Bn | 2.7                 | 1        | 1.5          | 9.5  | ns   |
|  |  | 3.0 to 3.6          |          | 1.5          | 8.5  |      |
| t <sub>PZL</sub><br>t <sub>PZH</sub>   | Output Enable Time<br>G, DIR to An, Bn           | 2.7                 | 2        | 1.5          | 9.5  | ns   |
|  |  | 3.0 to 3.6          |          | 1.5          | 8.5  |      |
| t <sub>P LZ</sub><br>t <sub>PHZ</sub>  | Output Disable Time<br>G, DIR to An, Bn          | 2.7                 | 2        | 1.5          | 9.5  | ns   |
|  |  | 3.0 to 3.6          |          | 1.5          | 8.5  |      |
| t <sub>s</sub>                         | Setup Time, HIGH or LOW Level Data to CAB, CBA   | 2.7                 | 3        | 2.5          |      | ns   |
|  |  | 3.0 to 3.6          |          | 2.5          |      |      |
| t <sub>h</sub>                         | Hold Time, HIGH or LOW Level Data to CAB, CBA    | 2.7                 | 3        | 1.5          |      | ns   |
|  |  | 3.0 to 3.6          |          | 1.5          |      |      |
| t <sub>w</sub>                         | CAB, CBA Pulse Width, HIGH or LOW                | 2.7                 | 4        | 4.0          |      | ns   |
|  |  | 3.0 to 3.6          |          | 3.3          |      |      |
| f <sub>MAX</sub>                       | Clock Pulse Frequency                            | 3.0 to 3.6          | 3        | 150          |      | MHz  |
| t <sub>OSLH</sub><br>t <sub>OSSH</sub> | Output to Output Skew Time (note 1, 2)           | 3.0 to 3.6          |          |              | 1.0  | ns   |

1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSSH</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|)

2) Parameter guaranteed by design

**CAPACITIVE CHARACTERISTICS**


| Symbol           | Parameter                              | Test Conditions     |   | Value                  |      |      | Unit |  |
|------------------|--|---------------------|---|------------------------|------|------|------|--|
|                  |  | V <sub>cc</sub> (V) |   | T <sub>A</sub> = 25 °C |      |      |      |  |
|                  |  |                     |   | Min.                   | Typ. | Max. |      |  |
| C <sub>IN</sub>  | Input Capacitance                      | 3.3                 | V <sub>IN</sub> = 0 to V <sub>cc</sub>                            |                        | 6    |      | pF   |  |
| C <sub>i/o</sub> | I/O Capacitance                        | 3.3                 | V <sub>IN</sub> = 0 to V <sub>cc</sub>                            |                        | 10   |      | pF   |  |
| C <sub>PD</sub>  | Power Dissipation Capacitance (note 1) | 3.3                 | f <sub>IN</sub> = 10MHz<br>V <sub>IN</sub> = 0 or V <sub>cc</sub> |                        | 37   |      | pF   |  |

1) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the following equation. I<sub>CC(opr)</sub> = C<sub>PD</sub> • V<sub>cc</sub> • f<sub>IN</sub> + I<sub>CO</sub>/8 (per circuit)

## 74LCX646

---

### TEST CIRCUIT




| TEST               | SWITCH |
|--------------------|--------|
| $t_{PLH}, t_{PHL}$ | Open   |
| $t_{PZL}, t_{PLZ}$ | 6V     |
| $t_{PZH}, t_{PHZ}$ | GND    |

$C_L = 50\text{ pF}$  or equivalent (includes jig and probe capacitance)


$R_L = R_1 = 500\Omega$  or equivalent

$R_T = Z_{out}$  of pulse generator (typically  $50\Omega$ )


### WAVEFORM 1: PROPAGATION DELAYS, SAB, SBA, An, Bn TIMES (f=1MHz; 50% duty cycle)




## WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle)



**WAVEFORM 3: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)**




**WAVEFORM 4: PULSE WIDTH**



## SO-24 MECHANICAL DATA


| DIM. | mm    |           |       | inch  |       |       |
|------|-------|-----------|-------|-------|-------|-------|
|      | MIN.  | TYP.      | MAX.  | MIN.  | TYP.  | MAX.  |
| A    |       |           | 2.65  |       |       | 0.104 |
| a1   | 0.10  |           | 0.20  | 0.004 |       | 0.007 |
| a2   |       |           | 2.45  |       |       | 0.096 |
| b    | 0.35  |           | 0.49  | 0.013 |       | 0.019 |
| b1   | 0.23  |           | 0.32  | 0.009 |       | 0.012 |
| C    |       | 0.50      |       |       | 0.020 |       |
| c1   |       | 45 (typ.) |       |       |       |       |
| D    | 15.20 |           | 15.60 | 0.598 |       | 0.614 |
| E    | 10.00 |           | 10.65 | 0.393 |       | 0.420 |
| e    |       | 1.27      |       |       | 0.05  |       |
| e3   |       | 13.97     |       |       | 0.55  |       |
| F    | 7.40  |           | 7.60  | 0.291 |       | 0.299 |
| L    | 0.50  |           | 1.27  | 0.19  |       | 0.050 |
| S    |       | 8 (max.)  |       |       |       |       |



P013T

## TSSOP24 MECHANICAL DATA

| DIM. | mm   |          |      | inch   |            |        |
|------|------|----------|------|--------|------------|--------|
|      | MIN. | TYP.     | MAX. | MIN.   | TYP.       | MAX.   |
| A    |      |          | 1.1  |        |            | 0.433  |
| A1   | 0.05 | 0.10     | 0.15 | 0.002  | 0.004      | 0.006  |
| A2   | 0.85 | 0.9      | 0.95 | 0.335  | 0.354      | 0.374  |
| b    | 0.19 |          | 0.30 | 0.0075 |            | 0.0118 |
| c    | 0.09 |          | 0.2  | 0.0035 |            | 0.0079 |
| D    | 7.7  | 7.8      | 7.9  | 0.303  | 0.307      | 0.311  |
| E    | 6.25 | 6.4      | 6.5  | 0.246  | 0.252      | 0.256  |
| E1   | 4.3  | 4.4      | 4.48 | 0.169  | 0.173      | 0.176  |
| e    |      | 0.65 BSC |      |        | 0.0256 BSC |        |
| K    | 0°   | 4°       | 8°   | 0°     | 4°         | 8°     |
| L    | 0.50 | 0.60     | 0.70 | 0.020  | 0.024      | 0.028  |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.  
<http://www.st.com>