


8-bit static shift register BU4021B / BU4021BF

The BU4021B and BU4021BF are 8-bit static shift registers consisting of 8 register cells, each of which has parallel input. Control of the parallel / serial control input (P / S) enables serial input / serial output with clock synchronization, as well as parallel input / serial output conversions.


● Absolute maximum ratings (V_{SS} = 0V, Ta = 25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	V _{DD}	-0.3 ~ +18	V
Power dissipation	P _d	1000 (DIP), 500 (SOP)	mW
Operating temperature	T _{opr}	-40 ~ +85	°C
Storage temperature	T _{stg}	-55 ~ +150	°C
Input voltage	V _{IN}	-0.3 ~ V _{DD} + 0.3	V

● Logic circuit diagram



● Block diagram



● Truth table

Serial operation

t	CLOCK	Ds	P / S	Q ₆ (t = n + 6)	Q ₇ (t = n + 7)	Q ₈ (t = n + 8)
n	↑	L	L	0	?	?
n + 1	↑	H	L	1	0	?
n + 2	↑	L	L	0	1	0
n + 3	↑	H	L	1	0	1
	↓	X	L	Q ₆	Q ₇	Q ₈

Parallel operation

CLOCK	Ds	P / S	D _m	Q _m *
↑	X	H	L	L
↑	X	H	H	H

X: Irrelevant

*: Q₆, Q₇, and Q₈ are external

●Electrical characteristics

DC characteristics (unless otherwise noted, $T_a = 25^\circ\text{C}$, $V_{ss} = 0\text{V}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	$V_{DD} (\text{V})$	Conditions
Input high level voltage	V_{IH}	3.5	—	—	V	5	—
		7.0	—	—		10	
		11.0	—	—		15	
Input low level voltage	V_{IL}	—	—	1.5	V	5	—
		—	—	3.0		10	
		—	—	4.0		15	
Input high level current	I_{IH}	—	—	0.3	μA	15	$V_{IH} = 15\text{V}$
Input low level current	I_{IL}	—	—	-0.3	μA	15	$V_{IL} = 0\text{V}$
Output high level voltage	V_{OH}	4.95	—	—	V	5	$I_o = 0\text{mA}$
		9.95	—	—		10	
		14.95	—	—		15	
Output low level voltage	V_{OL}	—	—	0.05	V	5	$I_o = 0\text{mA}$
		—	—	0.05		10	
		—	—	0.05		15	
Output high level current	I_{OH}	-0.16	—	—	mA	5	$V_{OH} = 4.6\text{V}$
		-0.4	—	—		10	
		-1.2	—	—		15	
Output low level current	I_{OL}	0.44	—	—	mA	5	$V_{OL} = 0.4\text{V}$
		1.1	—	—		10	
		3.0	—	—		15	
Static current dissipation	I_{DD}	—	—	20	μA	5	$V_i = V_{DD}, \text{GND}$
		—	—	40		10	
		—	—	80		15	

Switching characteristics (unless otherwise noted, V_{SS} = 0V, T_A = 25°C, C_L = 50pF)

Parameter	Symbol	Min.	Typ.	Max.	Unit	V _{DD} (V)	Conditions	Measurement circuit
Output rise time	t _{TLH}	—	180	—	ns	5	—	Fig.1
		—	90	—		10		
		—	65	—		15		
Output fall time	t _{THL}	—	100	—	ns	5	—	Fig.1
		—	50	—		10		
		—	40	—		15		
"L" to "H" propagation delay time CLOCK to Q, P / S to Q	t _{PLH}	—	400	—	ns	5	—	Fig.1
		—	170	—		10		
		—	115	—		15		
"H" to "L" propagation delay time CLOCK to Q, P / S to Q	t _{PHL}	—	400	—	ns	5	—	Fig.1
		—	170	—		10		
		—	115	—		15		
Setup time	t _{su}	—	150	—	ns	5	—	Fig.1
		—	50	—		10		
		—	30	—		15		
Minimum clock pulse width	t _w (CLK)	—	150	—	ns	5	—	Fig.1
		—	75	—		10		
		—	40	—		15		
Maximum clock frequency	f (CLK) Max.	—	3.0	—	MHz	5	—	Fig.1
		—	6.0	—		10		
		—	8.0	—		15		
Maximum clock rise / fall time	t _r (CLK) t _f (CLK)	—	—	15	μs	5	—	Fig.1
		—	—	5.0		10		
		—	—	4.0		15		
Minimum P / S control pulse width	t _w (P / S)	—	150	—	ns	5	—	—
		—	75	—		10		
		—	40	—		15		
Input capacitance	C _{IN}	—	5	—	pF	—	—	—

● Measurement circuit




Fig.1 Switching characteristics measurement circuit




Fig.2 Switching characteristics waveform

● Electrical characteristic curve





Fig.3 Power dissipation vs.
ambient temperature


● External dimensions (Units: mm)

BU4021B



DIP16

BU4021BF



SOP16