# PLL frequency synthesizer for tuners BU2614 / BU2614FS

The BU2614 PLL frequency synthesizers work up through the FM band. Featuring low radiation noise, low power dissipation, and highly sensitive built-in RF amps, they support an IF count function.

#### Applications

Tuners (Mini components, radio cassette players, radio equipment, etc.)

#### Features

- 1) Built-in high-speed prescaler can divide 130MHzVCO.
- Reference oscillation of 75kHz keeps unnecessary radiation noise to a low level.
- Low current dissipation (during operation: 4mA, PLL OFF 100μA).
- In addition to the standard FM and AM, also offers the following 7 frequencies: 25kHz, 12.5kHz, 6.25kHz, 3.125kHz, 5kHz, 3kHz, and 1kHz.
- Counter for measurement of intermediate frequencies.
- 6) Unlock detection.
- Three output ports (open drain).
  The BU2615, with seven output ports, is also available.
- 8) Serial data input (CE, CK, DA).

#### ● Absolute maximum ratings (Ta = 25°C)

Para	ameter	Symbol	Limits	Unit	Conditions
Power suppl	y voltage	VDD	<b>−0.3∼+7.0</b>	V	V <sub>DD1</sub> , V <sub>DD2</sub>
Maximum in	put voltage 1	VIN1	<b>−0.3∼+7.0</b>	V	CE,CK,DA
Maximum in	put voltage 2	VIN2	-0.3~Vpp+0.3	V	XIN,FMIN,AMIN,IFIN
Maximum ou	itput voltage 1	Vout1	-0.3~+10.0	V	Po, P1, P2, CD
Maximum ou	itput voltage 2	Vout2	-0.3∼VDD0.3	V	PD <sub>1</sub> , XOUT
Maximum ou	tput current	Іоит	0~+3.0	mA	Po, P1, P2, CD
Power	BU2614	D-	1000*1	mW	
dissipation	BU2614FS	₽o	500*2	mvv	
Operating te	mperature	Topr	<b>−10~+75</b>	°C	
Storage tem	perature	Tstg	<b>−55∼</b> +125	°C	

<sup>\*1</sup> Reduced by 10mW for each increase in Ta of 1°C over 25°C.


#### • Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Dower ounds voltage	$V_{DD1}$	2.7~6.0	V
Power supply voltage	$V_{DD2}$	4.0~6.0	V




<sup>\*2</sup> Reduced by 5mW for each increase in Ta of 1°C over 25°C.

## Block diagram



## Pin assignments




# Pin descriptions

Pin No.	Symbol	Pin name	Function	1/0
1	XOUT	Crystal oscillation	For generation of standard frequency and internal clock.	OUT
2	XIN	Crystal Oscillation	Connected to 75 kHz crystal resonator.	IN
3	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and read	
4	СК	Serial data	to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the CD terminal	IN
5	DA	Clock signal	synchronous to the rise of CK.	
6	CD	Count data	Frequency data and unlock data are output.	
7	P0	Output nort	Controlled on the basis of input data	Nch open drain
8	P1	Output port	Controlled on the basis of input data.	
9	IFIN	IF input	Input for frequency measurement.	IN
10	P2	Output port	Controlled on the basis of input data.	Nch open drain
11	AMIN	AM input	Local input for AM	IN
12	FMIN	FM input	Local input for FM	IN
13	V <sub>DD2</sub>	Power supply 2	4.0V to 6.0V applied for high-speed circuit power supply.	_
14	V <sub>DD1</sub>	Power supply 1	Power supply for logic. 2.7V to 6.0V	_
15	PD1	Phase comparison output	High level when value obtained by dividing local output is higher than standard frequency. Low level when value is lower. High	3-state
16	Vss	GROUND	impedance when value is same.	_

●Electrical characteristics (unless otherwise noted, Ta = 25°C, V<sub>DD</sub>1 = V<sub>DD</sub>2 = 5.0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Power supply current 1	IDD1	_	5.0	10.0	mA	FM <sub>IN</sub> =130MHz, 100mV <sub>rms</sub> 13-pin current
Power supply current 2	IDD2	_	100	150	μΑ	14-pin current
Quiescent current	IDD3	_	150	300	μΑ	No input,, PLL=OFF 13-pin current
Input high level voltage	Vін	4.0	_	_	V	CE, CK, DA terminals
Input low level voltage	VIL	_	_	1.0	V	CE, CK, DA terminals
Input high level current 1	liH1	_	_	1.0	μΑ	CE, CK, DA terminals V IN=VDD
Input high level current 2	I <sub>IH2</sub>	_	0.3	_	μΑ	XIN terminal VIN=VDD
Input high level current 3	Іінз	_	6.0	_	μΑ	FMIN, AMIN, IFIN terminals VIN=VDD
Input low level current 1	IIL1	-1.0	_	_	μΑ	CE, CK, DA terminals V <sub>IN</sub> =V <sub>SS</sub>
Input low level current 2	lıL2	_	-0.3	_	μΑ	XIN terminals V <sub>IN</sub> =V <sub>SS</sub>
Input low level current 3	lıцз	_	-6.0	_	μΑ	FMIN, AMIN, IFIN terminals VIN=Vss
Output low level voltage 1	V <sub>OL1</sub>	_	0.2	0.5	V	Po, P1, P2, CD lo=1.0mA
Off level leakage current 1	loff1	_	_	1.0	μΑ	Po, P1, P2, CD Vo=10V
Output low level voltage 2	V <sub>OL2</sub>	_	0.1	0.5	V	FMIN, AMIN, IFIN IOUT=0.1mA
Output high level voltage	Vон	VDD-1.0	V <sub>DD</sub> -0.3	_	V	PD1 Iout=-1.0mA
Output low level voltage	Vol	_	0.2	1.0	V	PD1 Iout=1.0mA
Off level leakage current 2	loff2	_	_	100	nA	PD1 Vout=VDD
Off level leakage current 3	loff3	-100	_	_	nA	PD1 Vout=Vss
Internal feedback resistor 1	R <sub>F1</sub>	_	10	_	МΩ	XIN
Internal feedback resistor 2	R <sub>F2</sub>	_	500	_	kΩ	FMIN, ANIN, IFIN
Input frequency 1	FIN1	10	75	160	kHz	XIN, sine wave, C coupling
Input frequency 2	FIN2	10	_	130	MHz	FMIN, sine wave, C coupling V <sub>IN</sub> =50mV <sub>rms</sub>
Input frequency 3	FIN3	0.4	_	30	MHz	AMIN1, sine wave, C coupling Vin=70mVrms
Input frequency 4	FIN4	0.4	_	16	MHz	IFIN, sine wave, C coupling V IN=70mVrms
Maximum input amplitude	FINMAX	_	_	1.5	V <sub>rms</sub>	XIN, FMIN, AMIN, IFIN, sine wave, C coupling
Minimum pulse width	TW	_	1.0	_	μs	CK, DA
Input rise time	TR	_	_	500	ns	CE, CK, DA
Input fall time	TF	_	_	500	ns	CE, CK, DA

## Input data format




 $T_1 \ge 15 \,\mu$ s  $T_2, T_3 > 1 \,\mu$ s  $T_4 > 0 \,\mu$ s  $T_5 < 15 \,\mu$ s

Do	D <sub>1</sub>	D <sub>2</sub>	Д₃	D4	D <sub>5</sub>	D <sub>6</sub>	D7	D8	D9	D10	D <sub>11</sub>	D <sub>12</sub>	D13	D14	D <sub>15</sub>
+	Input do	ne fror	n D₀.												
P∘	P <sub>1</sub>	P <sub>2</sub>	*	*	*	*	СТ	R∘	R <sub>1</sub>	R2	S	PS	*	GT	TS

\*: Irrelevant

# Output data format CE output is LO.



Output data includes pullup resistance.

T<sub>1</sub>, T<sub>2</sub>>1  $\mu$ s

Output data format

120

Co C1	C <sub>2</sub>	Сз	C4	C <sub>5</sub>	C <sub>6</sub>	C7	C <sub>8</sub>	C <sub>9</sub>	C10	C11	C12	C13	C14	C <sub>15</sub>
						C <sub>16</sub>	C <sub>17</sub>	C <sub>18</sub>	C19	U₀	U <sub>1</sub>	U2	Uз	1

← Input done from  $C_0$ .

\* Data output only possible when CT = 1 or GT = 1.

0

### Explanation of the data

(1) Division data: For  $D_0$  through  $D_{15}$  (When S = 1, use  $D_4$  through  $D_{15}$ .)

1

1

	Do	D <sub>1</sub>	D <sub>2</sub>	Дз	D4	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D8	D <sub>9</sub>	D10	D <sub>11</sub>	D12	D13	D14	D <sub>15</sub>
--	----	----------------	----------------	----	----	----------------	----------------	----------------	----	----------------	-----	-----------------	-----	-----	-----	-----------------

#### Examples:

X

Divide ratio=1100(D)÷2=550(D)=226(H) S=0, PS=0 Divide ratio is double the set value.

1 0 1 0 0 0 1 0 0 0 0 0 0 Divide ratio=1107(D)=453(H) S=1, PS=1 1 O 0 0 1 0 1 0 O 0 0 Divide ratio=926(D)=39E(H) S=1, PS=0

1 1

0

- (2) CT: Frequency measurement beginning data
  - 1: Beginning of measurement

X

0: Internal counter is reset, IFIN is pulldown.

X

- (3) Output port control data: P0, P1, P2
  - 1: Open drain output ON
  - 2: Open drain output OFF
- (4) R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, standard frequency data

	Data		
R0	R1	R2	Standard frequency
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	6.25kHz
0	1	1	5kHz
1	0	0	3.125kHz
1	0	1	3kHz
1	1	0	1kHz
1	1	1	*PLL OFF


- \* FMIN = pulldown, AMIN = pulldown, PD = high impedance
- (5) S: switch between FMIN and AMIN 0: FMIN
  - 1: AMIN
- (6) PS: If this bit is set to ON while AMIN is selected, swallow counter division is possible.
- (7) GT: Frequency measurement time and unlock detection ON/OFF

СТ	GT	Frequency measurement	Unlock detection	Data output
0	0	OFF	OFF	NG
0	1	OFF	ON	
1	0	ON gate time 16 ms	ON	ок
1	1	ON gate time 32 ms	ON	

(8) TS: Test data (0) is input.

## Frequency counter

#### (1) Structure



## (2) How the frequency counter operates

When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, input pull-down and the counter are reset. Measuring time (gate pulse) is selected (16ms/32ms) on the basis of control data GT. When control data CT equals 0, the counter is reset.


## (3) Explanation of output data

D<sub>0</sub>: LSB D<sub>19</sub>: MSB

### How the unlock detection circuit operates

When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8ms. When CT equals 1, the unlock detection circuits stops operating before the frequency counter gate pulse is emitted.


When CT equals 0, or GT equals 0, the unlock detection circuit is reset.




#### Explanation of output data

122

- ●How the frequency counter and unlock detection circuit operate
- (1) When CT = 1: Frequency count and unlock detection are carried out.




## (2) When CT = 0 and GT = 1: Only unlock detection is carried out.



#### Explanation of CD terminal

When frequency measurement or unlock detection is finished, the CD terminal goes to LO to indicate that the count and unlock detection have finished.

It also synchronizes with CK to output counter data. When the next data is input, it goes to HI.



## External dimensions (Units: mm)

