

# Input selector for high resolution displays

## BH7659S

The BH7659S is an input signal switching IC developed for high resolution displays that has three  $f_c = 250\text{MHz}$  wide-band video switching circuits for RGB video signal switching and four CMOS analog switching circuits for switching between  $H_D$  and  $V_D$  signals as well as I<sup>2</sup>C bus signals (SDA and SCL).

### ● Applications

High-resolution displays and high-definition TVs

### ● Features

- 1) Operates with a 5V power supply voltage.
- 2) Built-in, wide-band switching circuit for RGB switching ( $f_c = 250\text{MHz}$ ).
- 3) SDA and SCL as well as  $H_D$  and  $V_D$  signal switching is possible.
- 4) Built-in power save function.

### ● Absolute maximum ratings ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Limits	Unit
Power supply voltage	V <sub>cc</sub>	8.0	V
Power dissipation	P <sub>d</sub>	1300*	mW
Operating temperature	T <sub>opr</sub>	-25 ~ +75	°C
Storage temperature	T <sub>stg</sub>	-55 ~ +125	°C


\* Reduced by 13mW for each increase in  $T_a$  of 1°C over 25°C.

### ● Recommended operating conditions ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating power supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V


○ Not designed for radiation resistance.

## ● Block diagram



## ● Input / output equivalent circuits

Pin No.	Pin description (pin name)	Reference potential	Input / output circuit	Function
1 3 5 7 9 11	Red signal input A (RINA) Green signal input A (GINA) Blue signal input A (BINA) Red signal input B (RINB) Green signal input B (GINB) Blue signal input B (BINB)	3.5V when selected 0V when not selected		<p>Switches between the two RGB signaling systems.</p> <p>Input B is selected by setting the CTL pin to high and input A to low.</p>
27 29 31	Blue signal output (BOUT) Green signal output (GOUT) Red signal output (ROUT)	1.85V		<p>Power save activates by setting the PSH pin to high.</p>
8 9	Power save input (PSH) Control input (CTL)	0V		<p>PSH Power save off <math>\leq 1.5V</math> Power save on <math>\geq 3.5V</math></p> <p>CTL Input A <math>\geq 3.5V</math> Input B <math>\leq 1.5V</math></p>

Pin No.	Pin description (pin name)	Reference potential	Input / output circuit	Function
14	VD signal input A (VDINA)	0V		
15	VD signal input B (VDINB)	0V		
16	VD signal output (VDOUT)	0V		
17	SDA signal I / O (SDAIO)	0V		Switches between the two VD, HD, SDA, and SCL signaling systems.
18	SDA signal I / O B (SDAIOB)	0V		
19	SDA signal I / O A (SDAOIA)	0V		Input B is selected by setting the CTL pin to high and input A to low.
20	SCL signal I / O B (SCLIOB)	0V		
22	SCL signal I / O A (SCLIOA)	0V		
24	SCL signal I / O (SCLIO)	0V		Bi-directional I / O is possible with CMOS analog switch
25	HD signal input B (HDINB)	0V		
26	HD signal input A (HDINA)	0V		
27	HD signal output (HDOUT)	0V		
2	Red ground (RGND)	0V	—	Red video SW block GND
4	Green ground (GGND)	0V	—	Green video SW block GND
6	Blue ground (BGND)	0V	—	Blue video SW block and CMOS SW block GND
10	CMOS power supply voltage (VDD)	5V	—	CMOS SW block VDD
28	Blue power supply voltage (BVcc)	5V	—	Blue video SW block Vcc
30	Green power supply voltage (GVcc)	5V	—	Green video SW block Vcc
32	Red power supply voltage (RVcc)	5V	—	Red video SW block Vcc


● Electrical characteristics (unless otherwise noted, V<sub>CC</sub> = 5.0V, Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
<b>&lt;Overall device&gt;</b>						
Circuit current	I <sub>CC</sub>	15	25	35	mA	—
Circuit current during power save	I <sub>PSV</sub>	7	14	22	mA	PS = "H"
<b>&lt;R, G, and B video switches&gt;</b>						
Voltage gain	G <sub>V</sub>	-1.0	-0.5	0	dB	f = 10MHz
Interchannel relative gain	ΔG <sub>VC</sub>	-0.5	0	0.5	dB	f = 10MHz
Interblock relative gain	ΔG <sub>VB</sub>	-0.5	0	0.5	dB	f = 10MHz
Output dynamic range	V <sub>OM</sub>	2.6	—	—	V <sub>P-P</sub>	f = 1kHz
<b>&lt;CMOS analog switch&gt;</b>						
On-resistance	R <sub>ON</sub>	—	200	400	Ω	V <sub>IN</sub> = 2.5V
Interchannel on-resistance difference	ΔR <sub>ON</sub>	—	20	40	Ω	V <sub>IN</sub> = 2.5V
Interchannel crosstalk	CT	—	-70	-55	dB	f = 150kHz
Transmission delay time	t <sub>D</sub>	—	20	—	ns	RL = 10Ω, CL = 50pF
<b>&lt;Control block&gt;</b>						
High level voltage	V <sub>H</sub>	3.5	—	—	V	—
Low level voltage	V <sub>L</sub>	—	—	1.5	V	—


● Guaranteed design parameters (unless otherwise noted, V<sub>CC</sub> = 5V, Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
<b>&lt;R, G, and B video switches&gt;</b>						
Frequency characteristics 1	f <sub>1</sub>	-3.0	0	+1.0	dB	f = 50MHz
Frequency characteristics 2	f <sub>2</sub>	-6.0	-3	-1.0	dB	f = 250MHz
Interchannel relative frequency characteristics	Δf <sub>C</sub>	-0.5	0	0.5	dB	f = 50MHz
Interblock relative frequency characteristics	Δf <sub>B</sub>	-0.5	0	0.5	dB	f = 50MHz
Interchannel crosstalk 1	CT <sub>C1</sub>	—	-50	-35	dB	f = 50MHz
Interchannel crosstalk 2	CT <sub>C2</sub>	—	-30	-15	dB	f = 250MHz
Interblock crosstalk 1	CT <sub>B1</sub>	—	-50	-35	dB	f = 50MHz
Interblock crosstalk 2	CT <sub>B2</sub>	—	-30	-15	dB	f = 250MHz

## ● Measurement circuit 1



## ● Measurement circuit 2



## ● Measurement conditions

&lt;Overall device&gt; measurement circuit 1

Parameter	Switch conditions						Notes
	8	Others					
Circuit current	1					1	(1)
Circuit during power save	2					1	(2)

&lt;R, G, and B video switches&gt; measurement circuit 2

Parameter		Input pin: (OSC)						Switch conditions	Notes
		1	7	3	9	5	11	CTL	
Voltage gain ( $G_v$ )	RinA	○	—	—	—	—	—	IN: A	(3)
Output dynamic range ( $V_{OM}$ )	RinB	—	○	—	—	—	—	IN: B	
Frequency characteristics 1 ( $f_1$ )	GinA	—	—	○	—	—	—	IN: A	
	GinB	—	—	—	○	—	—	IN: B	
	BinA	—	—	—	—	○	—	IN: A	
Frequency characteristics 2 ( $f_2$ )	BinB	—	—	—	—	—	○	IN: B	
Interchannel	RinA→B	○	—	—	—	—	—	IN: B	(11)
crosstalk 1 ( $CT_{C1}$ )	RinB→A	—	○	—	—	—	—	IN: A	
Interchannel	GinA→B	—	—	○	—	—	—	IN: B	
crosstalk 2 ( $CT_{C2}$ )	GinB→A	—	—	—	○	—	—	IN: A	
Interblock	BinA→B	—	—	—	—	○	—	IN: B	
crosstalk 1 ( $CT_{B1}$ )	BinB→A	—	—	—	—	—	○	IN: A	
Interblock	G→RinA	—	—	○	—	—	—	IN: A	(13)
crosstalk 2 ( $CT_{B2}$ )	B→RinA	—	—	—	—	○	—	IN: A	
Interblock relative gain: $\Delta G_{vc}$	R→GinA	○	—	—	—	—	—	IN: A	
Interblock relative gain: $\Delta G_{vb}$	B→GinA	—	—	—	—	○	—	IN: A	
Interchannel relative frequency characteristics: $\Delta f_c$	R→BinA	○	—	—	—	—	—	IN: A	
Interblock relative frequency characteristics: $\Delta f_b$	G→BinA	—	—	○	—	—	—	IN: A	

## ⟨C-ROM analog switch⟩ measurement circuit 1

Parameter		Switch conditions														Notes
		13	14	15	16	17	18	19	20	22	23	24	25	26	others	
(R <sub>ON</sub> )	VDinA	1	2	1	2	1	1	1	1	1	1	1	1	1	1	(15)
	VDinB	2	1	2	2	1	1	1	1	1	1	1	1	1	1	
	SDinA	1	1	1	1	2	1	2	1	1	1	1	1	1	1	
	SDinB	2	1	1	1	2	2	1	1	1	1	1	1	1	1	
	SCinA	1	1	1	1	1	1	1	1	2	2	1	1	1	1	
	SCinB	2	1	1	1	1	1	1	2	1	2	1	1	1	1	
	HDinA	1	1	1	1	1	1	1	1	1	1	1	2	2	1	
	HDinB	2	1	1	1	1	1	1	1	1	1	1	2	1	2	
Interchannel crosstalk (CT)	VDinA→B	1	3	1	1	1	1	1	1	1	1	1	1	1	1	(17)
	VDinB→A	2	1	3	1	1	1	1	1	1	1	1	1	1	1	
	SDinA→B	1	1	1	1	1	1	3	1	1	1	1	1	1	1	
	SDinB→A	2	1	1	1	1	3	1	1	1	1	1	1	1	1	
	SCinA→B	1	1	1	1	1	1	1	1	3	1	1	1	1	1	
	SCinB→A	2	1	1	1	1	1	1	3	1	1	1	1	1	1	
	HDinA→B	1	1	1	1	1	1	1	1	1	1	1	1	3	1	
	HDinB→A	2	1	1	1	1	1	1	1	1	1	1	3	1	1	
Transmission delay time (t <sub>D</sub> )	VDinA	1	3	1	3	1	1	1	1	1	1	1	1	1	1	(18)
	VDinB	2	1	3	3	1	1	1	1	1	1	1	1	1	1	
	SDinA	1	1	1	1	3	1	3	1	1	1	1	1	1	1	
	SDinB	2	1	1	1	3	3	1	1	1	1	1	1	1	1	
	SCinA	1	1	1	1	1	1	1	1	3	3	1	1	1	1	
	SCinB	2	1	1	1	1	1	1	3	1	3	1	1	1	1	
	HDinA	1	1	1	1	1	1	1	1	1	1	1	3	3	1	
	HDinB	2	1	1	1	1	1	1	1	1	1	1	3	1	1	
Interchannel on-resistance difference (ΔR <sub>ON</sub> )															(16)	

Notes:

(1) Circuit current: I<sub>CC</sub>; measurement of the circuit current.(2) Circuit current during power save: I<sub>PSV</sub>; measurement of the circuit current during power save.(3) Voltage gain: G<sub>V</sub>

$$V_{IN} = 1.0V_{P-P}, f = 10MHz \text{ sine wave input from the OSC}$$

$$G_V = 20\log(V_{OUT}/V_{IN}) [\text{dB}]$$

(4) Interchannel relative gain: ΔG<sub>VC</sub>

$$\Delta G_{VC} = G_{VRa} - G_{VRb}, G_{VGa} - G_{VGb}, G_{VBa} - G_{VBb} [\text{dB}]$$

(5) Interblock relative gain: ΔG<sub>Vb</sub>

$$\Delta G_{VB} = G_{VRa} - G_{VGa}, G_{VGa} - G_{VRb}, G_{VBa} - G_{VGa}, G_{VBb} [\text{dB}]$$

$$\Delta G_{VB} = G_{VBa} - G_{VRa}, G_{VBa} - G_{VRb}, G_{VBa} - G_{VGa}, G_{VBb} [\text{dB}]$$

(6) Output dynamic range: V<sub>OM</sub>Connect a distortion meter to the output. After adding a f = 1kHz sine wave input from the OSC, adjust the input level so that the output distortion is 1.0%. The output voltage at that time is V<sub>OM</sub> [V<sub>P-P</sub>].

## (7) Frequency characteristics 1: f1

Apply to the input pin a  $V_{IN} = 1.0V_{P-P}$ ,  $f = 10MHz$  and  $50MHz$  sine wave input from the OSC.

$$f_1 = G_v (50MHz) - G_v (10MHz) [dB]$$

## (8) Frequency characteristics 2: f2

Apply to the input pin a  $V_{IN} = 1.0V_{P-P}$ ,  $f = 10MHz$  and  $250MHz$  sine wave input from the OSC.

$$f_2 = G_v (250MHz) - G_v (10MHz) [dB]$$

(9) Interchannel relative frequency characteristics:  $\Delta f_c$ 

$$\Delta f_c = f_1 (INA) - f_1 (INB) [dB]$$

(10) Interblock relative frequency characteristics:  $\Delta f_b$ 

$$\Delta f_b = f_1 (RINA) - f_1 (GINA), f_1 (GINA) - f_1 (BINA), f_1 (BINA) - f_1 (RINA) [dB]$$

$$= f_1 (RINB) - f_1 (GINB), f_1 (GINB) - f_1 (BINB), f_1 (BINB) - f_1 (RINB) [dB]$$

(11) Interchannel crosstalk 1:  $CT_{C1}$ 

Apply to the input pin a  $V_{IN} = 1.0V_{P-P}$ ,  $f = 50MHz$  sine wave input from the OSC.

$$CT_{C1} = 20\log (V_{OUT} / V_{IN}) [dB]$$

(12) Interchannel crosstalk 2:  $CT_{C2}$ 

Apply to the input pin a  $V_{IN} = 1.0V_{P-P}$ ,  $f = 250MHz$  sine wave input from the OSC.

$$CT_{C2} = 20\log (V_{OUT} / V_{IN}) [dB]$$

(13) Interblock crosstalk 1:  $CT_{B1}$ 

Apply to the input pin a  $V_{IN} = 1.0V_{P-P}$ ,  $f = 50MHz$  sine wave input from the OSC.

$$CT_{B1} = 20\log (V_{OUT} / V_{IN}) [dB]$$

(14) Interblock crosstalk 2:  $CT_{B2}$ 

Apply to the input pin a  $V_{IN} = 1.0V_{P-P}$ ,  $f = 250MHz$  sine wave input from the OSC.

$$CT_{B2} = 20\log (V_{OUT} / V_{IN}) [dB]$$

(15) On-resistance:  $R_{ON}$ 

$$\Delta R_{ON} = (V_{OUT} / V_{IN} - 1) \times 10^4 [\Omega]$$

(16) Interchannel on-resistance difference:  $\Delta R_{ON}$ 

$$\Delta R_{ON} = R_{ON} (INA) - R_{ON} (INB)$$


## (17) Interchannel crosstalk: CT

Apply to the input pin a  $V_{IN} = 1.0V_{P-P}$ ,  $f = 150MHz$  sine wave input from the OSC2.


$$CT = 20\log (V_{OUT} / V_{IN}) [dB]$$

(18) Transmission delay time:  $t_D$ 

Apply to the input pin the rectangular wave of P1 from the OSC2.



## ● Application example



Note: The Ro value differs depending on the load capacitance.

Set so that the frequency characteristics are flat.

$$R1 = 75\Omega \quad C1 = 0.01\mu F$$

$$R2 = 47\Omega \quad C2 = 47\mu F$$

$$R3 = 100\Omega \quad C3 = 0.1\mu F$$

$$R4 = 1.2k\Omega$$

● External dimensions (Units: mm)

