

Title	
	Engineering Prototype Report 7
	12V @30W Universal Input Engineering Prototype (EP7)
Recipients	
Customer	
Author	R.H.
Date	21-December-99

Abstract

This document details the specification and actual operation of a 12V, 30W universal input supply using the TOP234Y.

Contents

1.0 Introduction	3
2.0 Power Supply Specification	
3.0 Schematic	
4.0 Circuit Description	6
5.0 Layout	
6.0 Bill of Materials	
7.0 Transformer Drawing	10
7.1 Transformer Spreadsheet	
8.0 Performance Data	14
8.1 Efficiency	
8.2 Regulation	15
8.3 Temperature	16
8.4 Waveforms	16
8.5 Frequency Response	21
8.6 Conducted EMI Scans	
Appendix A Enhanced Regulation Circuit for EP7	



1.0 Introduction

This document details specification, construction details, and testing of a 12V, 30W universal input power supply utilizing the TOP234Y.





Description	Symbol	Min	Тур	Мах	Units	Comment
INPUT	, , , , , , , , , , , , , , , , , , ,					
Input Voltage	Vin	85	115/2 30	265	VAC	
Input Frequency		47	50/60	63	Hz	
OUTPUT						
Output Voltage	Vout	11.4	12	12.6	VDC	
Output Ripple	Vout_ripple		80	120	mV p-p	Measured at maximum load, 0-20 MHz bandwidth
Output Current	lout	0		2.5	ADC	
Load Regulation		-1%		+3%	% of Nominal Voltage*	0-100% Load
				+2%	% of Nominal Voltage*	10-100% Load
Line Regulation		-1%		+2%	% of Nominal Voltage*	Minimum to maximum input voltage
Total Regulation		11.16	12	12.84	VDC	
Total Output Power	Pout			30	W	
ENVIRONMENTAL						
Ambient Temperature	Tamb	0	25	50	°C	Open Frame, Free Convection
Efficiency	η	78	82		%	
Safety						Designed to meet IEC950
Conducted EMI						CISPR22B Conducted

2.0 Power Supply Specification

*Nominal output voltage for purposes of determining regulation limits is measured at 115 VAC input voltage, 1.0 A output current.









21-Dec-99

4.0 Circuit Description

The EP7 is a low-cost flyback switching power supply using the TOP234Y integrated circuit. The circuit shown in Figure 1 details a 12 V, 30 W power supply that operates from 85 to 265 VAC input voltage, suitable for applications requiring an open frame supply. The 12V output is directly sensed by optocoupler U2 and Zener diode VR2. The output voltage is determined by the Zener diode (VR2) voltage and the voltage drops across the optocoupler (U2) LED and resistor R8. Other output voltages are also possible by adjusting the transformer turns ratios and value of Zener diode VR2. AC power is rectified and filtered by BR1 and C1 to create the high voltage DC bus applied to the primary winding of T1. The other side of the transformer primary is driven by the integrated high-voltage MOSFET within the TOP234Y. D5, R3, and C3 clamp the voltage spike caused by transformer leakage inductance to a safe value. The power secondary winding is rectified and filtered by D8. C10. C11. C20. and L2 to create the 12 V output voltage. C14 and R15 form a snubber circuit across D8 to reduce ringing. This improves conducted RFI performance of the supply at high frequency (15-20 MHz) and reduces leakage spikes, improving the reliability of D8. The combined voltage drops of VR2, U2 input LED, and R8 determine the output voltage of the supply. R7 provides bias current for Zener VR2 to improve regulation. The bias winding is rectified and filtered by D7 and C4 to create a bias voltage to power the TOP234Y. L1 and capacitor CY1 attenuate common-mode emission currents caused by high-voltage switching waveforms on the DRAIN side of the primary winding and the primary to secondary capacitance. L1 and CX1 attenuate differential-mode emission currents caused by the fundamental and harmonics of the primary current waveform. C6 filters internal MOSFET gate drive charge current spikes on the CONTROL pin, determines the autorestart frequency, and together with R6 and R8, compensates the control loop. The TOPSwitch-FX IC series provides new operating features and extended specifications. The EP7 demonstration supply is designed to exploit several of these features. R13, connected to the MULTIFUNCTION pin of TOPSwitch U1, can be used to adjust the current limit from 40% to 100% of its nominal value. This allows use of a smaller transformer core and/or higher transformer primary inductance for a given output power, reducing transformer size and TOPSwitch power dissipation, while at the same time avoiding transformer core saturation during startup conditions. The R13 value used in EP7 reduces the TOPSwitch current limit to approximately 70% of its nominal value. R12 provides a voltage feedforward signal to the MULTFUNCTION pin of U1, reducing the TOPSwitch current limit as an inverse function of input line voltage. This limits the maximum available power at high line, and along with the current limit reduction provided by R13, allows use of an RCD snubber circuit to limit the TOPSwitch drain voltage with adequate margin under worst-case operating conditions. TOPSwitch-FX provides extended maximum duty cycle (75% vs. 64% for TOPSwitch-II). This allows use of a smaller input capacitor (C1), and higher primary to secondary turns ratio for T1. This reduces the TOPSwitch peak operating current and the peak reverse voltage of




secondary rectifier D8. As a result, a 60V Schottky rectifier can be used for a 12V output with adequate operating margin.

The *TOPSwitch-FX* control circuit allows the switch to skip cycles at light or zero load conditions, in many cases eliminating the need for a preload resistor to control the output voltage at low/zero load.



5.0 Layout





6.0 Bill of Materials


BOM for EP7 30W/12V TOP234 Supply

Item	Qty.	Ref	Description	Manufacturer	Part Number
1	1	U1		Power Integrations	TOP234Y
2	1	U2	Optocoupler,	Liteon	LTV817A
-			controlled CTR		
3	1	VR2	Zener, 10V 500 mW, 2%	American Power Devices	1N5240C
4	1	BR1	600V, 2A	General Instruments	2KBP06M
5	1	D5	600V, 1A, UFR	General Instruments	UF4005
6	1	D7	Diode, 75V		1N4148
7	1	D8	60V, 10A, Schottky	Motorola	MBR1060
8	1	CX1	X2 capacitor, 100nF	Roederstein	F1772-401-2000
9	1	C1	68 uF, 400V, 85C 22 X 25 mm	Panasonic	ECO-S2GP680BA
10	1	C3	Ceramic disk, 4.7 nF/1KV		
11	1	C4	100 nF, 50V, ceramic		
12	1	C6	47 uF/10V 105C	Panasonic	ECE-A1AGE470
13	1	CY1	2.2nF Y1	Cera-Mite	440LD22
14	2	C10,20	560 uF, 35V Lo ESR	Panasonic	ECA-1VFQ561
15	1	C11	220 uF, 35V 105C	Panasonic	ECE-A1VGE221
16	1	C14	1 nF, 100V, ceramic		
17	1	T1	Transformer, EF25	see documentation	
18	1	L1	Balun, 22mH/0.8A	Panasonic	ELF-18N008A
19	1	L2	3.3 uH, 5.5A	Toko	622LY3R3M
20	1	F1	Fuse, 3.15A/250VAC	Wickman	19372-3.15A
21	1	R3	68K/2W, 5%		
22	1	R6	6R8 /1/4W, 5%		
23	1	R7	100 /1/4W, 5%		
24	2	R8,15	150 /1/4W, 5%		
25	1	R12	4.7M/1/2W, 5%		
26	1	R13	9.09K / 1%		
27	2	HS1,2	Heatsink, TO-220	Thermalloy	6390B
28	1	J1*	Header		
			0.156" spacing, 3 pos	Molex	26-48-1035
29	1	J2	Header	Molex	26-48-1025
			0.156" spacing, 2 pos		

*remove middle pin



7.0 Transformer Drawing




Transformer, T1

ELECTRICAL SPECIFICATIONS:

Electrical Strength	60Hz 1 minute, from Pins 1-5 to Pins 6-10	3000 VAC
Creepage	Between Pins 1-5 and Pins 6-10	6.4 mm (Min.)
Primary Inductance	Pins 4-5, all other windings open, measured at 100KHz	1016 μH, ±10%
Resonant Frequency	Pins 4-5, all other windings open	570 KHz (Min.)
Primary Leakage Inductance	Pins 4-5, with Pins 6-10 shorted, measured at 100KHz	28 μΗ (Max.)

TRANSFORMER CONSTRUCTION






MATERIALS

ltem	Description
[1]	Core: EF25, Siemens N67 material or equiv. Gapped for AL of
	282 nH/T ²
[2]	Bobbin: 10 pin EF25, Vertical Mount, Miles-Platts FE0100
	w/TBS-601 pins
[3]	Magnet Wire: #27 AWG Double Coated
[4]	Triple Insulated Wire: #24 AWG
[5]	Tape, 3M # 44 or equiv. 1.5mm wide (min)
[6]	Tape, 3M #1298 or equiv. 14.2 mm wide
[7]	Tape, 3M #1298 or equiv. 15.7 mm wide
[8]	Varnish

WINDING INSTRUCTIONS:

Bobbin	Remove Pin 8 on bobbin [2] to provide polarization. Bobbin
Preparation	pinout is shown below.
Primary Margin	Apply 1.5 mm wide margin to pin side of bobbin using item
	[5]. Match height of primary and bias windings.
Primary	Start at Pin 4. Wind 60 turns of item [3] in approximately 2
	layers. Finish on Pin 5.
Basic Insulation	Use one layer of item [6] for basic insulation.
Bifilar Bias	Starting at pin 1, wind 5 bifilar turns of item [3]. Spread turns
winding	evenly across bobbin. Finish at pin 2.
Basic Insulation	Use one layer of item [7] for basic insulation.
12V Quadrifilar	Start at Pins 9 and 10. Wind 5 quadrifilar turns of item [4]
Secondary	(about 1.2 layers). Spread turns evenly across bobbin. Finish
Winding	on Pins 6 and 7.
Outer Wrap	Wrap windings with 3 layers of tape [item [7].
Core Preparation	Wrap bottom of one E core [1] with 2 layers of tape [7] as
	shown.
Final Assembly	Assemble and secure core halves so that the tape wrapped
	E core is at the bottom of the transformer. Varnish
	impregnate (item [8]).
·	





Design Notes:

Power Integrations Device	TOP234Y
Frequency of Operation	130 KHz
Mode	Continuous
Peak Current	0.87 A
Reflected Voltage (Secondary to Primary)	150V
Maximum DC Input Voltage	375
Minimum DC Input Voltage	82

7.1 Transformer Spreadsheet

Note: This transformer spreadsheet was designed for use with *TOPSwitch* and *TOPSwitch-II*, and does not take into account the extended duty cycle range of TOPSwitch-FX, or its capability for external current limit trimming via the MULTIFUNCTION pin. As such, the spreadsheet shows error messages for Dmax, Bp, and VDRAIN. In fact, the Dmax shown is well within the capability of *TOPSwitch-FX*, and the current limit has been trimmed externally to 70% of nominal, avoiding transformer saturation during startup. The current limit trimming features, along with the RCD clamp used in this design also help to keep the absolute peak DRAIN voltage less than 650V. When these discrepancies are taken into account, the spreadsheet is still a useful guide for transformer design. These discrepancies will be corrected in a *TOPSwitch-FX* spreadsheet to be released in the near future.

Rev 3.1	INPUT	OUT	IPUT	ACDC_TOP_REV3_1_040899.xls: TOPSwitch Continuous/Discontinuous Flyback Transformer Design Spreadsheet
ENTER A	PPLICATI	ON VARIABLES		Optimized for 68 uF input capacitor
VACMIN	85	011 17 11 12 12 10	Volts	Minimum AC Input Voltage
VACMA	265		Volts	Maximum AC Input Voltage
X				
fL	50		Hertz	AC Mains Frequency
fS	120000	100000	Hertz	TOPSwitch Switching Frequency
VO	12		Volts	Output Voltage
PO	30		Watts	Output Power
n	0.78			Efficiency Estimate
Z	0.5			Loss Allocation Factor
VB	12		Volts	Bias Voltage
tC	3		mSecon	Bridge Rectifier Conduction Time Estimate
			ds	0
CIN	68		uFarads	Input Filter Capacitor
ENTER T	OPSWITC	H VARIABLES		
TOPSwit	TOP234		Universa	115/230V
ch			1	
Chosen	TOP234	Power	45W	75W
Device		Out		
VOR	150		Volts	Reflected Output Voltage
ILIMITM	1.396	1.605	Amps	From TOPSwitch Data Sheet
AX				
VDS	10		Volts	TOPSwitch on-state Drain to Source Voltage
VD	0.5		Volts	Output Winding Diode Forward Voltage Drop
VDB	0.7		Volts	Bias Winding Diode Forward Voltage Drop
KRP/KD	0.44			Ripple to Peak Current Ratio (0.4 < KRP < 1.0 : 1.0 < KDP < 6.0)
Р				

ENTER TRANSFORMER CORE/CONSTRUCTION VARIABLES



Core Type Core Ma Bobbin M Core Bobbin AE LE AL BW M L NS		EF25 #N/A 0.518 5.78 2000 15.7	P/N: P/N: cm^2 cm nH/T^2 mm mm	PC40EF25-Z #N/A Core Effective Cross Sectional Area Core Effective Path Length Ungapped Core Effective Inductance Bobbin Physical Winding Width Safety Margin Width (Half the Primary to Secondary Creepage Distance) Number of Primary Layers Number of Secondary Turns
dc Inpl Vmin Vmax	JT VOLTAGE	PARAME	TERS 81 Volts 375 Volts	Minimum DC Input Voltage Maximum DC Input Voltage
CURREN DMAX IAVG IP IR IRMS	NT WAVEFO Warning	RM SHAP	E PARAMETER 0.68 0.48 Amps 0.90 Amps 0.40 Amps 0.59 Amps	S !!!!!!!!! REDUCE DMAX Dmax<0.60 (increase CIN, decrease VOR) Average Primary Current Peak Primary Current Primary Ripple Current Primary RMS Current
TRANSF LP	ORMER PRI	MARY DE		ETERS Primary Inductance
NP NB ALG BM BP	Warning	282	s 60 5 nH/T^2 2951 Gauss 5408 Gauss	Primary Winding Number of Turns Bias Winding Number of Turns Gapped Core Effective Inductance Flux Density at PO, VMIN !!!!!!!!!! REDUCE BP<4200 (increase NS,smaller TOPSwitch, larger
BAC ur LG BWE OD INS DIA AWG CM CMA		655 1776 26.98 0.06 203	Gauss 0.20 mm mm 0.45 mm mm 0.39 mm 27 AWG Cmils 347 Cmils/A mp	Core, increase KRP) AC Flux Density for Core Loss Curves (0.5 X Peak to Peak) Relative Permeability of Ungapped Core Gap Length (Lg >> 0.051 mm) Effective Bobbin Width Maximum Primary Wire Diameter including insulation Estimated Total Insulation Thickness (= 2 * film thickness) Bare conductor diameter Primary Wire Gauge (Rounded to next smaller standard AWG value) Bare conductor effective area in circular mils Primary Winding Current Capacity (200 < CMA < 500)
TRANSF ISP ISRMS IO IRIPPLE		CONDARY	DESIGN PARA 10.81 Amps 4.83 Amps 2.50 Amps 4.13 Amps	METERS Peak Secondary Current Secondary RMS Current Power Supply Output Current Output Capacitor RMS Ripple Current
CMS AWGS DIAS ODS INSS		1675 0.84	Cmils 17 AWG 1.15 mm 2.84 mm mm	Secondary Bare Conductor minimum circular mils Secondary Wire Gauge (Rounded up to next larger standard AWG value) Secondary Minimum Bare Conductor Diameter Secondary Maximum Insulated Wire Outside Diameter Maximum Secondary Insulation Wall Thickness
	GE STRESS F Warning	PARAMET	ERS 710 Volts 43 Volts 44 Volts	!!!!!!!!! REDUCE DRAIN VOLTAGE Vdrain<680 Output Rectifier Maximum Peak Inverse Voltage Bias Rectifier Maximum Peak Inverse Voltage



8.0 Performance Data

All data collected on EP7 Sample 1.

8.1 Efficiency




Figure 8.1.1. Efficiency vs. Output Power, EP7, Room Temperature, 60Hz AC Line Frequency




Figure 8.1.2. Efficiency vs. Input Voltage, EP7, Room Temperature, 60 Hz AC Line Frequency



8.2 Regulation




Figure 8.2.1. Regulation vs. Input Voltage (Nominal Voltage is measured at 115VAC Operating Point for each output current range).




Figure 8.2.2. Load Regulation (Nominal voltage is measured at 1A operating point for each input voltage).



8.3 Temperature

85 VAC Input, 30W Output	High Temperature	Low Temperature
Ambient	48°C	25°C
Internal Enclosure	54°C	28°C
Temperature		
TOPSwitch	119°C	94°C
Output Diode	77°C	64°C
Transformer	86°C	66°C

8.4 Waveforms




Figure 8.4.1. Peak Drain Voltage at Maximum Load, 265VAC Input Voltage (100 V/div, 2 usec/div)




Figure 8.4.2. Peak Drain Voltage at 265VAC,with Output Load set just before autorestart. (100 V/div, 2 usec/div).






Figure 8.4.3. Output Ripple, at 85VAC,

Figure 8.4.4. Output Ripple at 115VAC, 30W 30W Load (50 mV/div, 20 MHz bandwidth) Load (50 mV/div, 20 MHz bandwidth).






Figure 8.4.5. Output Transient Response, 75-100% Load, 115VAC, Averaged Waveform, 2 msec/div.


Figure 8.4.6. Output Transient Response, 75-100% Load, 230VAC, Averaged Waveform, 2 msec/div.







Zero Load, 85 VAC Input










Figure 8.4.11. Soft Finish Circuit for Eliminating Output Overshoot at Startup




8.4.12. Output Startup Transient with Soft FinishCircuit, 30W Load, 85 VAC Input



8.4.13. Output Startup Transient with Soft FinishCircuit, Zero Load, 85 VAC Input






8.4.14. Drain Current vs. Output Voltage Startup Profile, 265VAC (worst case), no soft finish network.



8.5 Frequency Response



8.5.1. Frequency Response at 115VAC, maximum load (A), and 160VAC (maximum input voltage for continuous mode operation), maximum load (B).






Figure 8.5.2. Frequency Response at 230VAC, Maximum Load (supply is operating in discontinuous mode)



8.6 Conducted EMI Scans

The attached plots show EMI performance for the EP7 as compared to CISPR22B conducted emissions limits. Initial results are shown for scans using peak detection. Peak detection is commonly used for initial diagnosis of EMI, as full range results can be quickly obtained using a common spectrum analyzer. This is also a worst-case form of analysis, as the CISPR22B limits are based on quasi-peak and average detection, both of which give lower amplitude results than peak detection.





Figure 8.6.1 Conducted EMI, Peak Scan, CISPR22B Limits, Full Load, 115VAC, line and neutral. Peak scan is slightly above CISPR22B Average limit at 150-200 kHz.





(margin >18dB)

with CISPR22B Quasi-peak limits. (margin > 12 dB)

EPR7




Figure 8.6.4. 230 VAC Conducted EMI, Peak Scan, CISPR22B Limits, Full Load, line and neutral. Peak scan is slightly above CISPR22B Average limit at 150-170 kHz and at 250-260 kHz.







Figure 8.6.5. Average Scan of 150-300 kHz region Shows compliance with CISPR22B average limit (margin > 10dB)



21-Dec-99

Appendix A. Enhanced Regulation Circuit for EP7

Figure A.1 shows an alternate circuit for the EP7 that provides higher efficiency, improved regulation, and lower output ripple than the standard EP7 circuit. In the standard EP7, the value of R8 must be relatively large (150 ohms) in order to assure loop stability. The extra voltage drop across this resistor deteriorates both line and load regulation, and shifts the output voltage set point, forcing the use of a lower zener voltage with higher bias current to center the output at 12V. This reduces the overall efficiency of the supply. A smaller resistor value can be used for R8 if extra compensation is added. In the circuit of Figure A.1, R8 is reduced to 47 ohms from 150 ohms, reducing the output error and increasing the loop gain. R18 and C23 provide high frequency compensation. The performance of this circuit is shown in Figures A.2 through A.13.



Alternate Zener Circuit w/Compensation

Figure A.1. Enhanced Regulation Circuit for EP7






Figure A.2. Line Regulation for EP7 with Enhanced Regulation Circuit




Figure A.3. Load Regulation for EP7 with Enhanced Regulation Circuit






Figure A.4. Output Ripple at Maximum Load,85VAC Input, EP7 Enhanced Regulation Circuit (50 mV/div)




Figure A.6. Load Transient Response, 115VAC Input, EP7 Enhanced Regulation Circuit (Averaged Waveform).




Figure A.5. Output Ripple at Maximum Load,115VAC Input, EP7 Enhanced Regulation Circuit (50 mV/div)




Figure A.7. Load Transient Response, 230VAC Input, EP7 Enhanced Regulation Circuit(Averaged Waveform)






Figure A.8. Frequency Response for Enhanced EP7, Maximum Load, 115VAC (A), and 160VAC (B).






Figure A.9. Frequency Response for Enhanced EP7, Maximum Load, 230VAC.



Author	Date	Rev	Description
R. H.	09/29/99	1	Original draft
R. H.	10/11/99	2	Second Draft – Added Appendix A
R. H.	10/13/99	3	Third draft
R.H.	12/21/99	4	Production release