LMC6035IBP Qualification Package



IS SIZE CRITICAL? WE'VE GOT THE SMALLEST PACKAGE POSSIBLE! NEW DUAL OP Amp In the 8-Bump µSMD Package,





LMC6035 QUALIFICATION PACKAGE

Fall 1998

Table of Contents

1.0 Introduction
1.1 General Product Description
1.2 Technical Product Description
1.3 Reliability/Qualification Overview
1.4 Technical Assistance1-1
2.0 Device Information
2.1 Datasheet
3.0 Process Information
3.1 Process Outline
3.2 Process Detail & Masks
4.0 Packaging Information
4.1 Package Material
4.2 Assembly Flow
4.3 Die Photo
4.4 Package Dimensions
4.5 Tape & Reel Dimensions 4-4
5.0 Reliability Data
5.0 Reliability Data 5.1 Reliability Test Results
5.1 Reliability Test Results

1.0 INTRODUCTION

1.1 General Product Description

This qualification booklet covers a general purpose Dual Op Amp assembled in a wafer-level chip-scale package. It is available in 3000 piece or 250 piece tape and reel carriers.

LMC6035IBPX (3000 piece tape and reel) LMC6035IBP (250 piece tape and reel)

It features low voltage single supply operation with guaranteed performance at 2.7V, 3V, and 15V. Using a package with lateral dimensions the same size as the die, it is ideal in applications that can take advantage of a surface mount package smaller than SOT23 or SC70.

The LMC6035 has previously been offered only in larger size packages (8-Pin Small Outline – LMC6035IMX/LMC6035IMM, and 8-Pin Mini Small Outline – LMC6035IMMX/LMC6035IMM).

1.2 Technical Product Description

As with previous versions of LMC6035, the LMC6035IBPX and LMC6035IBP is manufactured using National's double silicon poly gate CMOS process with 4-micron minimum channel length and single-layer metal. Internal name for this process is P2CMOS, which uses 6-inch wafers.

National's name for the wafer-level chip-scale package used for LMC6035 is μ SMD (micro-Surface-Mount-Device). Since assembly of the die is done at wafer level, there are additional wafer processing steps that are used instead of the usual assembly of a molded plastic surface mount package. These additional steps are covered under Packaging Information section of this qualification booklet.

The µSMD version of LMC6035 is assembled with 8 eutectic solder bumps (functioning as pins) on active side of die. Non-active side of die is coated with epoxy and laser marked with a pin1 orientation symbol, part number identification code, and a die lot/date code. Customer mounts part on application printed circuit board bump side down using same methods as other small surface mount packages.

1.3 Reliability/Qualification Overview

Reliability testing was done for 3 different qualification aspects – device level, mechanical joint integrity, and board level.

Device level testing was done on LMC6035 and included Operational Life, High Temperature Bias Test, and Temperature Cycle.

Mechanical joint integrity of 2 interfaces – bump to die and bump to printed circuit board, was done using a daisy chain test die.

Board level reliability also used the daisy chain test die mounted on boards and involved drop, bend, and vibration tests.

1.4 Technical Assistance

Package Engineer

Nikhil Kelkar email: Nikhil.Kelkar@nsc.com Tel: 408.721.5506

Product Engineer

Doug Simin email: Doug.Simin@nsc.com Tel: 408.721.3245

Applications Engineer

John Christensen email: John.Christensen@nsc.com Tel: 408.721.6815 2.0 DEVICE INFORMATION

June 1998

2.1 Datasheet

🗙 National Semiconductor

LMC6035 Dual /LMC6036 Quad Low Power 2.7V Single Supply CMOS Operational Amplifiers

General Description

. The LMC6035/6 is an economical, low voltage op amp capable of rail-to-rail output swing into loads of 600Ω . LMC6035 is available in a chip sized package (8-Bump WLCS) using National's µSMD package technology. Both allow for single supply operation and are guaranteed for 2.7V, 3V, 5V and 15V supply voltage. The 2.7 supply voltage corresponds to the End-of-Life voltage (0.9V/cell) for three NiCd or NiMH batteries in series, making the LMC6035/6 well suited for portable and rechargeable systems. It also features a well behaved decrease in its specifications at supply voltages below its guaranteed 2.7V operation. This provides a "comfort zone" for adequate operation at voltages significantly below 2.7V. Its ultra low input currents (IIN) makes it well suited for low power active filter application, because it allows the use of higher resistor values and lower capacitor values. In addition, the drive capability of the LMC6035/6 gives these op amps a broad range of applications for low voltage systems.

Features


(Typical Unless Otherwise Noted)

- LMC6035 in µSMD Package
- Guaranteed 2.7V, 3V, 5V and 15V Performance
- Specified for 2 kΩ and 600Ω Loads
- Wide Operating Range: 2.0V to 15.5V
- Ultra Low Input Current: 20 fA
- Rail-to-Rail Output Swing
 @ 600Ω: 200 mV from either rail at 2.7V
 @ 100 kΩ: 5 mV from either rail at 2.7V
- High Voltage Gain: 126dB
- Wide Input Common-Mode Voltage Range -0.1V to 2.3V at Vs = 2.7V
- Low Distortion: 0.01% at 10 kHz

Applications

Filters

- High Impedance Buffer or Preamplifier
- Battery Powered Electronics
- Medical Instrumentation



© 1998 National Semiconductor Corporation DS012830

www.national.com

LMC6035 Dual/LMC6036 Quad Low Power 2.7V Single Supply CMOS Operational Amplifiers

Package	Temperature Range	Transport Media	NSC Drawing
	Industrial -40°C to +85°C		
8-pin Small Outline (SO)	LMC6035IM	Rails	M8A
	LMC6035IMX	Tape and Reel	
8-pin Mini Small Outline (MSOP)	LMC6035IMM	Rails	MUA08A
	LMC6035IMMX	Tape and Reel	
14-pin Small Outline (SO)	LMC6036IM	Rails	M14A
	LMC6036IMX	Tape and Reel	
14-pin Thin Shrink Small	LMC6036IMT	Rails	MTC14
Outline (TSSOP)	LMC6036IMTX	Tape and Reel	
8-bump Wafer Level Chip	LMC6035IBP	Rails	SWA08A
Scale (WLCS)	LMC6035IBPX	Tape and Reel]

2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	3000V
Machine Model	300V
Differential Input Voltage	± Supply Voltage
Supply Voltage (V ⁺ – V ⁻)	16V
Output Short Circuit to V ⁺	(Note 8)
Output Short Circuit to V ⁻	(Note 3)
Lead Temperature (soldering, 10 sec.	.) 260°C
Current at Output Pin	±18 mA
Current at Input Pin	±5 mA
Current at Power Supply Pin	35 mA

Storage Temperature Range	-65°C to +150°C
Junction Temperature (Note 4)	150°C

Operating Ratings (Note 1)

Supply Voltage	2.0V to 15.5V
Temperature Range	
LMC6035I and LMC6036I	$-40^{\circ}C \leq T_{J} \leq +85^{\circ}C$
Thermal Resistance (θ_{JA})	
MSOP, 8-pin Mini Surface Mount	230°C/W
M Package, 8-pin Surface Mount	175°C/W
M Package, 14-pin Surface Mount	127°C/W
MTC Package, 14-pin TSSOP	137°C/W
WLCS Package	220°C/W

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C, V⁺ = 2.7V, V⁻ = 0V, V_{CM} = 1.0V, V_O = 1.35V and R_L > 1 MΩ. Boldface limits apply at the temperature extremes.

Symbol	Symbol Parameter C		Typ (Note 5)	LMC6035I LMC6036I Limit (Note 6)	Units	
Vos	Input Offset Voltage		0.5	5	mV	
				6	max	
TCV _{OS}	Input Offset Voltage Average Drift		2.3		μV/°C	
I _{IN}	Input Current	(Note 11)	0.02		pА	
				90	max	
l _{os}	Input Offset Current	(Note 11)	0.01	45	pA max	
R _{IN}	Input Resistance		> 10		Tera Ω	
CMRR	Common Mode Rejection Ratio	$0.7V \le V_{CM} \le 12.7V$ V ⁺ = 15V	96	63 60	dB min	
+PSRR	Positive Power Supply	$5V \le V^+ \le 15V$,	93	63	dB	
	Rejection Ratio	$V_{O} = 2.5V$		60	min	
-PSRR	Negative Power Supply	0V ≤ V ⁻ ≤ −10V	97	74	dB	
	Rejection Ratio	$V_{O} = 2.5V, V^{+} = 5V$		70	min	
V _{CM}	Input Common-Mode	V ⁺ = 2.7V	-0.1	0.3	V	
	Voltage Range	For CMRR \geq 40 dB		0.5	max	
			2.3	2.0	V	
				1.7	min	
		V+ = 3V	-0.3	0.1	V	
		For CMRR \geq 40 dB		0.3	max	
			2.6	2.3	V	
				2.0	min	
		V ⁺ = 5V	-0.5	-0.2	V	
		For CMRR \geq 50 dB		0.0	max	
			4.5	4.2	V	
				3.9	min	
		V ⁺ = 15V	-0.5	-0.2	V	
		For CMRR \geq 50 dB		0.0	max	
			14.4	14.0	V	
				13.7	min	

www.national.com

3

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6035I LMC6036I Limit (Note 6)	_ > 1 ΜΩ. Units	
A _V	Large Signal Voltage Gain	$R_{L} = 600\Omega$	Sourcing	1000	100	V/mV
	(Note 7)				75	min
			Sinking	250	25	V/mV
					20	min
		$R_L = 2 k\Omega$	Sourcing	2000		V/mV
			Sinking	500		V/mV
Vo	Output Swing	V ⁺ = 2.7V		2.5	2.0	V
		$R_L = 600\Omega$ to 1.35V			1.8	min
				0.2	0.5	V
		V ⁺ = 2.7V		0.00	0.7	max
		$R_{\rm L} = 2 k\Omega$ to 1.35V		2.62	2.4	V
		$R_{L} = 2 K S 2 10 1.35 V$		0.07	2.2	min V
				0.07	0.2 0.4	max
		V ⁺ = 15V		14.5	13.5	V
		$R_1 = 600\Omega$ to 7.5V		14.0	13.0	min
		112 00032 10 7.5 V		0.36	1.25	V
				0.00	1.50	max
		V ⁺ = 15V	14.8	14.2	V	
		$R_L = 2 k\Omega$ to 7.5V		13.5	min	
		0.12	0.4	V		
					0.5	max
lo	Output Current	$V_{O} = 0V$	Sourcing	8	4	mA
			_		3	min
		V _O = 2.7V	Sinking	5	3	mA
					2	min
ls	Supply Current	LMC6035 for Both Amplif	0.65	1.6	mA	
		V _O = 1.35V			1.9	max
		LMC6036 for All Four An	1.3	2.7	mA	
		V _O = 1.35V		3.0	max	

4

Symbol	Parameter	Conditions	Typ (Note 5)	Units
SR	Slew Rate	(Note 9)	1.5	V/µs
GBW	Gain Bandwidth Product	V ⁺ = 15V	1.4	MHz
θ _m	Phase Margin		48	•
G _m	Gain Margin		17	dB
	Amp-to-Amp Isolation	(Note 10)	130	dB
e _n	Input-Referred Voltage Noise	f = 1 kHz	27	nV/√Hz
		V _{CM} = 1V		
i _n	Input Referred Current Noise	f = 1 kHz	0.2	fA/√Hz
THD	Total Harmonic Distortion	f = 10 kHz, A _V = -10		
		$R_L = 2 k\Omega, V_O = 8 V_{PP}$	0.01	%
		V ⁺ = 10V		

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5 k Ω in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board with no air flow.

Note 5: Typical Values represent the most likely parametric norm or one sigma value.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: V⁺ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, 7.5V \leq V_O \leq 11.5V. For Sinking tests, 3.5V \leq V_O \leq 7.5V.


Note 8: Do not short circuit output to V⁺ when V⁺ is greater than 13V or reliability will be adversely affected.


Note 9: V* = 15V. Connected as voltage follower with 10V step input. Number specified is the slower of the positive and negative slew rates.


Note 10: Input referred, V⁺ = 15V and R_L = 100 k Ω connected to 7.5V. Each amp excited in turn with 1 kHz to produce V_O = 12 V_{PP}.


Note 11: Guaranteed by design.


Typical Performance Characteristics Unless otherwise specified, V_S = 2.7V, single supply, T_A = 25°C











9

1.1 Background

The LMC6035/6 is exceptionally well suited for low voltage applications. A desirable feature that the LMC6035/6 brings to low voltage applications is its output drive capability — a hallmark for National's CMOS amplifiers. The circuit of *Figure 1* illustrates the drive capability of the LMC6035/6 at 3V of supply. It is a differential output driver for a one-to-one audio transformer, like those used for isolating ground from the telephone lines. The transformer (T1) loads the op amps with about 600 Ω of AC load, at 1 kHz. Capacitor C1 functions

to block DC from the low winding resistance of T1. Although the value of C1 is relatively high, its load reactance (Xc) is negligible compared to inductive reactance (X_i) of T1.




FIGURE 1. Differential Driver

The circuit in *Figure 1* consists of one input signal and two output signals. U1A amplifies the input with an inverting gain of -2, while the U1B amplifies the input with a noninverting gain of +2. Since the two outputs are 180° out of phase with each other, the gain across the differential output is 4. As the differential output swings between the supply rails, one of the op amps sources the current to the load, while the other op amp sinks the current.

How good a CMOS op amp can sink or source a current is an important factor in determining its output swing capability. The output stage of the LMC6035/6—like many op amps—sources and sinks output current through two complementary transistors in series. This "totem pole" arrangement translates to a channel resistance (R_{dson}) at each supply rail which acts to limit the output swing. Most CMOS op amps are able to swing the outputs very close to the rails—except, however, under the difficult conditions of low supply voltage and heavy load. The LMC6035/6 exhibits exceptional output swing capability under these conditions.

The scope photos of *Figure 2* and *Figure 3* represent measurements taken directly at the output (relative to GND) of U1A, in *Figure 1. Figure 2* illustrates the output swing capability of the LMC6035, while *Figure 3* provides a benchmark comparison. (The benchmark op amp is another low voltage (3V) op amp manufactured by one of our reputable competitors.)




FIGURE 2. Output Swing Performance of the LMC6035 per the Circuit of Figure 1




FIGURE 3. Output Swing Performance of Benchmark Op Amp per the Circuit of Figure 1

Notice the superior drive capability of LMC6035 when compared with the benchmark measurement—even though the benchmark op amp uses twice the supply current.

Not only does the LMC6035/6 provide excellent output swing capability at low supply voltages, it also maintains high open loop gain (A_{VOL}) with heavy loads. To illustrate this, the LMC6035 and the benchmark op amp were compared for their distortion performance in the circuit of *Figure 1*. The graph of *Figure 4* shows this comparison. The y-axis represents percent Total Harmonic Distortion (THD plus noise) across the loaded secondary of T1. The x-axis represents the input amplitude of a 1 kHz sine wave. (Note that T1 loses about 20% of the voltage to the voltage divider of R_L (600Ω) and T1's winding resistances — a performance deficiency of the transformer.)






FIGURE 4. THD+Noise Performance of LMC6035 and "Benchmark" per Circuit of *Figure 1*

Figure 4 shows the superior distortion performance of LMC6035/6 over that of the benchmark op amp. The heavy loading of the circuit causes the A_{VOL} of the benchmark part to drop significantly which causes increased distortion.

www.national.com

10

1.0 Application Notes (Continued)

1.2 APPLICATION CIRCUITS

1.2.1 Low-Pass Active Filter

A common application for low voltage systems would be active filters, in cordless and cellular phones for example. The ultra low input currents ($I_{\rm IN}$) of the LMC6035/6 makes it well suited for low power active filter applications, because it allows the use of higher resistor values and lower capacitor values. This reduces power consumption and space.

Figure 5 shows a low pass, active filter with a Butterworth (maximally flat) frequency response. Its topology is a Sallen and Key filter with unity gain. Note the normalized component values in parenthesis which are obtainable from standard filter design handbooks. These values provide a 1 Hz cutoff frequency, but they can be easily scaled for a desired cutoff frequency (f_c). The bold component values of *Figure 5* provide a cutoff frequency of 3 kHz. An example of the scaling procedure follows *Figure 5*.




FIGURE 5. 2-Pole, 3 kHz, Active, Sallen and Key, Lowpass Filter with Butterworth Response

1.2.1.1 Low-Pass Frequency Scaling Procedure

The actual component values represented in bold of *Figure 5* were obtained with the following scaling procedure:

- 1. First determine the frequency scaling factor (FSF) for the desired cutoff frequency. Choosing f_c at 3 kHz, provides the following FSF computation:
 - FSF = $2\pi \times 3 \text{ kHz}_{(\text{desired cutoff freq.})}$ = 18.84 x 10³
- 2. Then divide all of the normalized capacitor values by the FSF as follows:
 - C1' = C_(Normalized)/FSF
 - C1' = $0.707/18.84 \times 10^3 = 37.93 \times 10^{-6}$ C2' = $1.414/18.84 \times 10^3 = 75.05 \times 10^{-6}$
 - (C1' and C2': prior to impedance scaling)
- Last, choose an impedance scaling factor (Z). This Z factor can be calculated from a standard value for C2. Then Z can be used to determine the remaining component values as follows:

$$Z = C2'/C2_{(chosen)} = 75.05 \times 10^{-6}$$
/6.8 nF = 8.4k
C1 = C1'/Z = 37.93 x 10^{-6}/8.4k = 4.52 nF

$$\begin{array}{l} (\mbox{Standard capacitor value chosen for C1 is $4.7 nF $) \\ \mbox{R1} = \mbox{R1}_{(normalized)} \times \mbox{Z} = 1\Omega \times 8.4 \mbox{k} = 8.4 \mbox{ } \mbox{k} \Omega \\ \mbox{R2} = \mbox{R2}_{(normalized)} \times \mbox{Z} = 1\Omega \times 8.4 \mbox{k} = 8.4 \mbox{ } \mbox{k} \Omega \end{array}$$

(Standard value chosen for R1 and R2 is 8.45 $\textbf{k}\Omega$)

1.2.2 High Pass Active Filter

The previous low-pass filter circuit of *Figure 5* converts to a high-pass active filter per *Figure 6*.




FIGURE 6. 2 Pole, 300 Hz, Sallen and Key, High-Pass Filter

1.2.2.1 High-Pass Frequency Scaling Procedure

Choose a standard capacitor value and scale the impedances in the circuit according to the desired cutoff frequency (300 Hz) as follows:

C = C1 = C2

Z = 1 Farad/C_(chosen) x 2π x (desired cutoff freq.) = 1 Farad/**6.8 nF** x 2π x 300 Hz = 78.05k

R1 = Z x R1_(normalized) = 78.05k x (1/0.707) = 110.4 k Ω (Standard value chosen for R1 is **110** k Ω)

 $\label{eq:R2} R2 = Z \ x \ R2_{(normalized)} = 78.05k \ x \ (1/1.414) = 55.2 \ k\Omega$ (Standard value chosen for R1 is **54.9 k**\Omega)

1.2.3 Dual Amplifier Bandpass Filter

The dual amplifier bandpass (DABP) filter features the ability to independently adjust f_c and Q. In most other bandpass topologies, the f_c and Q adjustments interact with each other. The DABP filter also offers both low sensitivity to component values and high Qs. The following application of *Figure 7*, provides a 1 kHz center frequency and a Q of 100.




FIGURE 7. 2 Pole, 1 kHz Active, Bandpass Filter

1.2.3.1 DABP Component Selection Procedure

Component selection for the DABP filter is performed as follows:

11

1.0 Application Notes (Continued)

1. First choose a center frequency (f_c). Figure 7 represents component values that were obtained from the following computation for a center frequency of 1 kHz. R2 = R3 = 1/(2 π f_cC) Given: f_c = 1 kHz and C_(chosen) = **6.8 nF**

R2 = R3 = $1/(2\pi \times 3 \text{ kHz} \times 6.8 \text{ nF}) = 23.4 \text{ k}\Omega$

(Chosen standard value is **23.7** $\mathbf{k}\Omega$)

2. Then compute R1 for a desired Q (f_c/BW) as follows: R1 = Q x R2. Choosing a Q of 100,

R1 = 100 x 23.7 k Ω = **2.37 M** Ω .

1.3 PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with < 1000 pA of leakage current requires special layout of the PC board. If one wishes to take advantage of the ultra-low bias current of the LMC6035/6, typically < 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may at times appear acceptably low. Under conditions of high humidity, dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6035 or LMC6036 inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op amp's inputs. See *Figure 8.* To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage

which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the amplifiers actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or per-haps a minor (2:1) degradation of the amplifier's performance. See *Figure 9a*, *b*, *c* for typical connections of guard rings for standard op amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see *Figure 9d*.





FIGURE 8. Example, using the LMC6036 of Guard Ring in P.C. Board Layout



1.0 Application Notes (Continued)

1.3.1 CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC6035/6 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in *Figure 10*, the addition of a small resistor ($50\Omega-100\Omega$) in series with the op amp's output, and a capacitor (5 F-10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.

1.4 µSMD Considerations

Contrary to what might be guessed, the μ SMD package does not follow the trend of smaller packages having higher thermal resistance. LMC6035 in WLCS has thermal resistance of 220°C/W compared to 230°C/W in MSOP. Even when driving a 600 Ω load and operating from \pm 7.5V supplies, the maximum temperature raise will be under 4.5°C. For application information specific to μ SMD, see Application note AN-1112.






FIGURE 10. Rx, Cx Improve Capacitive Load Tolerance


Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (*Figure 11*). Typically a pull up resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).





FIGURE 11. Compensating for Large Capacitive Loads with a Pull Up Resistor
















3.0 PROCESS INFORMATION

3.1 Process Outline

Fabrication Site: Greenock, Scotland Process Technology: P2CMOS (double silicon poly gate CMOS) Minimum Feature Size: 4microns Wafer Diameter: 6inches Number of Masks: 17 (including bump assembly) Metallization: Single Layer Aluminum Active Side Passivation: Nitride (11,000Å thick) over VOM (5000Å thick) with 2nd Passivation covering the Nitride/VOM Metallization: Single Layer Aluminum (12,000Å thick)

3.2 Process Detail & Masks

1: Initial Oxide 2: Mask 1.0, P-3: P- Implant 4: Mask 1.4, N-5: N- Implant 6: P- Drive 7: Field Oxide 8: Mask 2.0, Composite 9: Etch 10: Mask 3.0, N- Field Implant 11: N- Field Implant 12: Mask 4.0, P- Field Implant 13: P- Field Implant 14: Field Oxide 15: Etch 16: Gate Oxide 17: Mask 5.0, Vtp 18: Vtp Implant 19: Mask 5.3, P-Deplete 20: P-Deplete Implant 21: Poly Dep 22: Back Etch 23: Poly Dope 24: Mask 6.0, Poly1 25: Etch 26: Mask 7.0, P+S/D Implant

27: P+ Implant 28: Mask 8.1, N+S/D Implant 29: N+ Implant1 30: Mask 8.2, N+S/D Implant 31: N+ Implant2 32: Rapid Thermal Anneal 33: Poly Reox 34: Poly Dep 35: Back Etch 36: Poly Dope 37: Mask 9.0, Poly2 38: Etch 39: Field Vapox 40: Mask 10.2, Contact 41: Etch 42: Ox Reflow 43: Metal Dep 44: Mask 11.0, Metal 45: Etch 46: Alloy 47: VOM 48: Nitride 49: Mask 12.0, Passivation 50: Etch 51: Final Alloy


52: Ship To Bump Assembly Processing

4.0 PACKAGING INFORMATION

4.1 Package Material


Generic Package Type	μSMD
NS Package Number	SWA08A
Package Material Type	8 bump Wafer-Level Chip-Scale (WLCS)
Bump Material	Eutectic Solder (63%Sn/37%Pb)
Bump Mechanical: Stress Buffer Material (Active Side of Die)	2nd Passivation
Back Side Coating Material (Non-Active Side of Die)	Ероху
Package Thermal	220°C/W
4.2 Assembly Flow	
 Receive Into Bump Assembly Processing 2nd Passivation Passivation Mask Passivation Etch UBM (under bump metal) Application UBM Etch Solder Bump Application Solder Bump Reflow Epoxy Back Side Laser Mark Back Side Electric Test Saw Scribe Singulation Pack in Tape/Reel 	[wafer level] [wafer level] [mafer level]

4.3 Die Photo




– 58mils –

4.4 Package Dimensions



4.5 Tape & Reel Dimensions



5.0 RELIABILITY DATA



Date: August 18, 1998

Reliability Test Report

Purpose

Approvals

To qualify the new μ SMD Micro Surface Mount Device which is an 8 bump wafer level chip scale package - SWA08A - using the LMC6035 die fabricated in UK.

Mgr Ref Engineering

Reliability Engineer

Reference File Numbers

Distribution List

RSC199801484	
RSC199801076	RSC199801052
RSC199800814	RSC199801367
RSC199800908	RSC199801366

Abstract

The Micro Surface Mount Device (μ SMD) is a version of a wafer level chip scale package where the package size is the same as that of the die. Electrical connection to the outside world is made through solder bump construction on the Aluminum bond pad, where the die is flipped to solder on to the printed circuit board. The die passivation and the 2nd Passivation, along with the solder bumps forms a protective barrier for the active area of the die from outside world contaminants. An Epoxy back coat done to the backside of the die is used for marking.

The LMC6035 is re-laid out so as to provide necessary spacing between the bond pads that enables proper surface mounting of this die. To qualify this new die, 3 die runs assembled in MDIP will be subjected to OPL 150C. Using one die run, 3 lots of the µSMD devices will be fabricated. All tests except TMCL will be done on these devices mounted on conversion boards. Two TMCL evaluations will be conducted over different temperature ranges since the capability of this package has not yet been established. The devices undergoing TMCL, and THBT will be level 1 preconditioned.

Assembly of μ SMD devices will be done at EM.

Solder joint reliability study will be performed with daisy chain configuration of μ SMD devices. TMCL (0/100C) will be performed on these daisy chained devices (as per IPC specification IPC-SM-785).

Description

	Device			Fab	Fab		#	Assy	Date	
Test Request	Name	Sbgp	Wafer Die Run	Loc	Line	Pkg Code	Leads	Loc	Cd	Mold C
RSC199800814	LMC6035	А	W#01	UK		SWA08A	8	EM		Epoxy globtop
RSC199800814	LMC6035	В	W#09	UK		SWA08A	8	EM		Epxoy globtop
RSC199800814	LMC6035	С	W#10	UK		SWA08A	8	EM		Epxoy globtop
RSC199800908	LMC6035	А	JM087R26A	UK		SWA08A	8	EM		Epoxy globtop
RSC199800908	LMC6035	В	JM087R26A	UK		SWA08A	8	EM		Epxoy globtop
RSC199800908	LMC6035	С	JM087R26A	UK		SWA08A	8	EM		Epxoy globtop
RSC199801052	LMC6035	А		UK		SWA08A	8	EM		Epoxy globtop
RSC199801052	LMC6035	В		UK		SWA08A	8	EM		Epxoy globtop
RSC199801052	LMC6035	С		UK		SWA08A	8	EM		Epxoy globtop
RSC199801076	LMC6035N	А	JM087R26	UK		N\MDIP	8	EM	9812	B8
RSC199801076	LMC6035N	В	JM087V42	UK		N\MDIP	8	EM	9812	B8
RSC199801076	LMC6035N	С	JM088V53	UK		N\MDIP	8	EM	9812	B8
RSC199801484	LMC6035	А		UK		SWA08A	8	EM		Epoxy globtop
RSC199801484	LMC6035	В		UK		SWA08A	8	EM		Epxoy globtop
RSC199801484	LMC6035	С		UK		SWA08A	8	EM		Epxoy globtop

Tests Performed

 Preconditioning-IB1 temp cycle - 5 cy bake - 16 hours moisture sensitiv IR reflow 235C 3 Flux immersion clean 	ycles at -40/60C at 125C vity level 1 - moistur	re soak for	r 168 hours at 85	iC and 85%R	н	
 ESD - Five units for e a. Human Body Mo 	each level. odel = 1000V, 1500' = 50V, 100V, 200V,		2500V, 3000V, 35 , 350V, 400V	00V		
3. Latch-Up Testing - Si a. 200ma at 25C, μ	ix units passed for e SMD package, 200m			125C MDIP		
4. Test: Operating Life	Test (Static) (SOPL)	(150C, stat	tic bias, ckt 2526	RE-B1) - Rele	ease at 500 hou	ırs.
Test Request	Device	Sbgrp	Rel Humidity	Pressure	High Temp	LowTemp
RSC199800908	LMC6035	A	0	0	150	0
RSC199800908	LMC6035	В	0	0	150	0
RSC199800908	LMC6035	С	0	0	150	0
RSC199801076	LMC6035N	A	0	0	150	0
RSC199801076	LMC6035N	В	0	0	150	0
RSC199801076	LMC6035N	C	0	0	150	0
5. Test: Temperature Cy	ycle (TMCL)) (-65 to	+150C, ai	r-air, unbiased) -	Release at 5	500 cycles.	
Test Request	Device	Sbgrp	Rel Humidity	Pressure	High Temp	LowTemp
RSC199801484	LMC6035	A	0	0	150	-65
RSC199801484	LMC6035	В	0	0	150	-65
RSC199801484	LMC6035	C	0	0	150	-65
6. Test: Temperature Cy	ycle (TMCL)) (-40 to	+125C, ai	r-air, unbiased) -	Release at 1	1440 cycles.	
Test Request	Device	Sbgrp	Rel Humidity	Pressure	High Temp	LowTemp
RSC199801052	LMC6035	A	0	0	125	-40
RSC199801052	LMC6035	В	0	0	125	-40
RSC199801052	LMC6035	C	0	0	125	-40
7. Test: Daisy Chain Terr	nperature Cycle (TMC	CL)) (0 to -	⊦100C per IPC sp	ecification IP		ease at 1000 cycles.
Test Desurest	Davias	Chause	Dalliumaiditu	Dueseuve	Link Teres	L eu Terrer
Test Request 0605 Daisy Chain	Device A	Sbgrp 0	Rel Humidity 0	Pressure 100	High Temp 0	LowTemp
8. Test: Daisy Chain Terr	nperature Cycle (TM0	CL))(-40 to	o +125C per IPC s	specification	IPC-SM-785) -	For information only
	Device	Sbgrp	Rel Humidity	Pressure	High Temp	LowTemp
Test Request	_ 01100	0 0	0	125	-40	_0p
Test Request 0605 Daisy Chain	A					
0605 Daisy Chain		HBT) (85C)	, 85% RH, Biasec	l, ckt 2161RE	-A) - Release a	at 500 hours.
0605 Daisy Chain 9. Test: Temperature Hu	umidity Bias Test (Tl					
0605 Daisy Chain 9. Test: Temperature Hu Test Request	umidity Bias Test (TI Device	Sbgrp	Rel Humidity	Pressure	High Temp	LowTemp
0605 Daisy Chain 9. Test: Temperature Hu	umidity Bias Test (Tl					

LMC6035 µSMD wafer level chip scale package Qualification						
Tests	Time/Cycles	Sbgrp A	Sbgrp B	Sbgrp C	Status	
SOPL - µSMD	168	0/77	0/77	0/77	Passed	
	500	0/77	0/77	0/77	Passed	
SOPL - MDIP	168	0/77	0/77	0/77	Passed	
	500	0/77	0/77	0/77	Passed	
	1000	0/77	0/77	0/77	Passed	
THBT - µSMD	168	0/77	0/77	0/77	Passed	
	500	0/77	0/77	0/77	Passed	
	1000	0/77	0/77	0/77	Passed	
TMCL - µSMD	500	0/80	0/80	0/79 ¹	Passed	
-40C to 125C	1440	0/80	0/80	0/79	Passed	
TMCL - µSMD -65C to 150C	500	0/80	0/80	0/80	Passed	
TMCL - Daisy	500	0/62			Passed	
Chain	1000	0/62			Passed	
0C to 100C	2300	0/62			Passed	
TMCL - Daisy						
Chain -40C to +125C	800	0/61			Information only	

Table Showing Results after Reliability Tests for Qualification

Table Showing Results of ESD and Latch-Up Tests for Qualification

LMC6035 µSMD wafer level chip scale package Qualification						
Tests		Status				
ESD - HMB (rejects/tested)	2000V 0/5	2500V 0/5	3000V 0/5	3500V 5/5	Passed to 3000V	
ESD - MM (rejects/tested)	200V 0/5	250V 0/5	300V 0/5	350V 2/5	Passed to 300V	
Latch-Up (rejects/tested)	25C - μSMD 0/6	85C - MDIP 0/6	125C - MDIP 0/6		Passed to 125C	

Notes

TMCL - µSMD

¹Unit was lost. Since the TMCL parts were not mounted on conversion boards they are very difficult to handle due to their small size and one unit was lost. No corrective action is necessary.

Conclusion

The wafer level chip scale package SWA08A has passed the SOPL, TMCL, and THBT legs using the LMC6035 die. The package/part also passed ESD and Latch-Up.

Appendix: Board Level Testing

In addition to above device level and mechanical joint integrity reliability, the following board level testing was done. 1. Drop Test, 3 mutually exclusive axes from height of 750 mm onto non-cushioning vinyl tile surface

2. Three-Point Bend Test, test board span of 100 mm with cross-head speed of 9.45 mm/min and 25 mm deflection

3. Sinusoidal Vibration Test, frequency sweep of 260 Hz to 320 Hz for board response of 20 G to 40 G

4. Random Vibration Test, 2 G RMS with frequencies from 20 Hz to 2,000 Hz

6.0 CHARACTERIZATION DATA

Test Name	Units	Min	Mean	Max
Supply Current, 2.7V	mA	0.35	0.51	0.69
Input Offset Voltage A, 2.7V	mV	-3.04	-0.12	2.85
Input Offset Voltage B, 2.7V	mV	-3.99	-0.13	3.47
Pos Output Swing A, 2.7V, 600 Ω	V	2.38	2.45	2.48
Pos Output Swing B, 2.7V, 600 Ω	V	2.28	2.45	2.48
Pos Output Swing A, 2.7V, $2k\Omega$	V	2.59	2.62	2.63
Pos Output Swing B, 2.7V, $2k\Omega$	V	2.55	2.62	2.63
Pos Output Swing A, 15V, 2kΩ	V	14.77	14.82	14.84
Pos Output Swing B, 15V, 2kΩ	V	14.79	14.82	14.84
Pos Output Swing A, 15V, 600Ω	V	14.29	14.44	14.51
Pos Output Swing B, 15V, 600 Ω	V	14.34	14.44	14.51
Neg Output Swing A, 2.7V, 600 Ω	V	0.21	0.23	0.26
Neg Output Swing B, 2.7V, 600Ω	V	0.21	0.23	0.26
Neg Output Swing A, 2.7V, $2k\Omega$	V	0.066	0.074	0.082
Neg Output Swing B, 2.7V, 2kΩ	V	0.066	0.074	0.082
Neg Output Swing A, 15V, $2k\Omega$	V	0.13	0.14	0.18
Neg Output Swing B, 15V, $2k\Omega$	V	0.13	0.14	0.16
Neg Output Swing A, 15V, 600 Ω	V	0.41	0.44	0.57
Neg Output Swing B, 15V, 600 Ω	V	0.41	0.44	0.49

6.1 Parametric Data (Room Temperature, Key Tests)

National Semiconductor supplies a comprehensive set of service and support capabilities. Complete product information and design support is available from National's customer support centers.

To receive sales literature and technical assistance, contact the National support center in your area.

Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

Europe

Fax: +49 (0) 1 80 5 30 85 86 Email: europe.support@nsc.com **Deutsch** Tel: +49 (0) 1 80 5 30 85 85 **English** Tel: +49 (0) 1 80 5 32 78 32

Japan

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

Asia Pacific

Fax: 65-2504466 Email: sea.support@nsc.com Tel: 65-2544466 (IDD telephone charge to be paid by caller)

See us on the Worldwide Web @ http://www.national.com