December 1992

# MM54C165/MM74C165 Parallel-Load 8-Bit Shift Register


## **General Description**


The MM54C165/MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD ( $\overline{\text{PL}}$ ) is low. Shifting is inhibited as long as  $\overline{\text{PL}}$  is low. Data is sequentially shifted from complementary outputs,  $Q_7$  and  $\overline{Q_7}$ , highest-order bit (P7) first. New serial data may be entered via the SERIAL DATA (Ds) input. Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2. Clock inputs may be used separately or together for combined clocking from independent sources. Either clock input may be used also as an active-low clock enable. To prevent double-clocking when a clock input is used as an enable, the enable must be changed to a high level (disabled) only while the clock is high.

#### **Features**

- Wide supply voltage range 3V to 15V
   Guaranteed noise margin 1V
   High noise immunity 0.45 V<sub>CC</sub> (typ.)
   Low power TTL compatibility fan out of 2 driving 74L
- Parallel loading independent of clock
- Dual clock inputs
- Fully static operation


## **Connection and Block Diagrams**





#### Order Number MM54C165\* or MM74C165\*

\*Please look into Section 8, Appendix D for availability of various package types.



### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin

 $-0.3 \mbox{V to V}_{\mbox{\footnotesize CC}}\!+\!0.3 \mbox{V}$ 

Operating Temperature Range MM54C165

MM74C165

-55°C to +125°C

 $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

Storage Temperature Range

 $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 18V

Absolute Maximum V<sub>CC</sub> Power Dissipation

Dual-In-Line Small Outline

700 mW 500 mW

Operating V<sub>CC</sub> Range

3V to 15V

Lead Temperature (Soldering, 10 sec.)

260°C

# DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$	3.5 8.0			V V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			1.5 2.0	V V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5V$ , $I_{O} = -10 \mu A$ $V_{CC} = 10V$ , $I_{O} = -10 \mu A$	4.5 9.0			V V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5V$ , $I_{O} = +10 \mu A$ $V_{CC} = 10V$ , $I_{O} = +10 \mu A$			0.5 1.0	V V
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μΑ
Icc	Supply Current	V <sub>CC</sub> = 15V		0.05	300	μΑ
смоѕто	LPTTL INTERFACE					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	54C V <sub>CC</sub> = 4.5V 74C V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 1.5			V V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	54C V <sub>CC</sub> = 4.5V 74C V <sub>CC</sub> = 4.75V			0.8 0.8	V V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	54C $V_{CC} = 4.5V$ , $I_{O} = -360 \mu A$ 74C $V_{CC} = 4.75V$ , $I_{O} = -360 \mu A$	2.4 2.4			V V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	54C $V_{CC} = 4.5V$ , $I_{O} = 360 \mu A$ 74C $V_{CC} = 4.75V$ , $I_{O} = 360 \mu A$			0.4 0.4	V V
OUTPUT I	DRIVE (See 54C/74C Family Ch	naracteristics Data Sheet) (short circuit	current)			
Isource	Output Source Current (P-Channel)	$V_{CC} = 5V$ $T_A = 25$ °C, $V_{OUT} = 0V$	-1.75	-3.3		mA
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 10V$ $T_A = 25$ °C, $V_{OUT} = 0V$	-8.0	-15		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	V <sub>CC</sub> = 5V T <sub>A</sub> = 25°C, V <sub>OUT</sub> = V <sub>CC</sub>	1.75	3.6		mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	$V_{CC} = 10V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	8.0	16		mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Symbol	Parameter	Conditions	Min	<b>Typ</b> 200 80	<b>Max</b> 400 200	units ns ns
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a Logical "0" or Logical "1" from Clock or Load to Q or Q	$V_{CC} = 5V$ $V_{CC} = 10V$				
t <sub>pd0</sub> , t <sub>pd1</sub>	Propagation Delay Time to a Logical "0" or Logical "1" from H to Q or Q	$V_{CC} = 5V$ $V_{CC} = 10V$		200 80	400 200	ns ns
t <sub>S</sub>	Clock Inhibit Set-up Time	$V_{CC} = 5V$ $V_{CC} = 10V$	150 60	75 30		ns ns
ts	Serial Input Set-up Time	$V_{CC} = 5V$ $V_{CC} = 10V$	50 30	25 15		ns ns
t <sub>H</sub>	Serial Input Hold Time	$V_{CC} = 5V$ $V_{CC} = 10V$	50 30	0		ns ns
t <sub>S</sub>	Parallel Input Set-Up Time	$V_{CC} = 5V$ $V_{CC} = 10V$	150 60	75 30		ns ns
t <sub>H</sub>	Parallel Input Hold Time	$V_{CC} = 5V$ $V_{CC} = 10V$	50 30	0		ns ns
t <sub>W</sub>	Minimum Clock Pulse Width	$V_{CC} = 5V$ $V_{CC} = 10V$		70 30	200 100	ns ns
t <sub>W</sub>	Minimum Load Pulse Width	$V_{CC} = 5V$ $V_{CC} = 10V$		85 30	180 90	ns ns
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 5V$ $V_{CC} = 10V$	2.5 5	6 12		MHz MHz
t <sub>r</sub> , t <sub>f</sub>	Maximum Clock Rise and Fall Time	$V_{CC} = 5V$ $V_{CC} = 10V$	10 5			μs μs
C <sub>IN</sub>	Input Capacitance	(Note 2)		5		pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 3)		65		pF


<sup>\*</sup>AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90

#### **Switching Time Waveform**



Note A: The remaining six data and the serial input are low.

Note B: Prior to test, high level data is loaded into the P7 input.


# **Truth Table**


	Inputs				Internal		Outputs			
State	PL	Clock1	Clock2 (as enable)	Ds	P0 thru P7	Q0	Q1	Q7	Q7	
Parallel Load	L	Х	х	Х	P0 P7	P0	P1	P7	<del>P7</del>	
Enable	Н	L	L	Х	x	P0	P1	P7	<del>P7</del>	
Shift (with Ds)	Н	1	L	Н	Х	Н	P0	P6	P6	
Shift (with Ds)	Н	1	L	L	x	L	Н	P5	P5	
Hold (Disable)	Н	1	Н	Х	Х	L	Η	P5	P5	

 $\begin{array}{l} X \,=\, \text{don't care} \\ H \,=\, V_{IN(1)} \\ L \,=\, V_{IN(0)} \end{array}$ 


clock transition from V<sub>IN(0)</sub> to V<sub>IN(1)</sub>
 thru P7 = data present (and loaded into) parallel inputs
 thru Q6 = Internal flip-flop outputs

# **Logic Waveform**





# Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number MM54C165N or MM74C165N NS Package Number N16E

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408