

MM54C164/MM74C164 8-Bit Parallel-Out Serial Shift Register

General Description

The MM54C164/MM74C164 shift registers are a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. These 8-bit shift registers have gated serial inputs and clear. Each register bit is a D-type master/slave flip-flop. A high-level input enables the other input which will then determine the state of the flip-flop.

Data is serially shifted in and out of the 8-bit register during the positive going transition of clock pulse. Clear is independent of the clock and accomplished by a low level at the clear input. All inputs are protected against electrostatic effects

Features

- Supply voltage range 3V to 15V
- Tenth power TTL compatible drive 2 LPTTL loads
- High noise immunity 0.45 V_{CC} (typ.)
 Low power 50 nW (typ.)
- Medium speed operation 0.8 MHz (typ.) with 10V supply

Applications

- Data terminals
- Instrumentation
- Medical electronics
- Alarm systems
- Industrial electronics
- Remote metering
- Computers


Truth Table

Serial Inputs A and B

| Inputs t _n | | Output t _{n+1} | | |
|--------------------------|---|----------------------------|--|--|
| Α | В | Q_{A} | | |
| 1 | 1 | 1 | | |
| 0 | 1 | 0 | | |
| 1 | 0 | 0 | | |
| 0 | 0 | 0 | | |

Connection Diagram


Dual-In-Line Package



TL/F/5896-2

Top View
Order Number MM54C164 or MM74C164

Block Diagram



TL/F/5896-

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin

- 0.3V to V $_{\rm CC}$ + 0.3V

Operating Temperature Range MM54C164

MM74C164

-55°C to +125°C -40°C to +85°C Storage Temperature Range Absolute Maximum V_{CC}

-65°C to +150°C

Power Dissipation (P_D)

Dual-In-Line Small Outline 700 mW 500 mW

Operating V_{CC} Range

3V to 15V

Lead Temperature (soldering, 10 sec.)

260°C

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|---------------------|------------------------------|---|--|--------|------------|--------|
| CMOS TO C | MOS | | | | | |
| V _{IN(1)} | Logical "1" Input Voltage | $V_{CC} = 5V$ $V_{CC} = 10V$ | 3.5 8.0 | | | V V |
| V _{IN(0)} | Logical "0" Input Voltage | $V_{CC} = 5V$ $V_{CC} = 10V$ | | | 1.5 2.0 | V V |
| V _{OUT(1)} | Logical "1" Output Voltage | $V_{CC} = 5V, I_{O} = -10 \mu A$ $V_{CC} = 10V, I_{O} = -10 \mu A$ | 4.5 9.0 | | | V V |
| V _{OUT(0)} | Logical "0" Output Voltage | $V_{CC} = 5V, I_O = +10 \mu A$ $V_{CC} = 10V, I_O = +10 \mu A$ | | | 0.5 1.0 | > > |
| I _{IN(1)} | Logical "1" Input Current | $V_{CC} = 15V, V_{IN} = 15V$ | | 0.005 | 1.0 | μΑ |
| I _{IN(0)} | Logical "0" Input Current | $V_{CC} = 15V, V_{IN} = 0V$ | -1.0 | -0.005 | | μΑ |
| Icc | Supply Current | V _{CC} = 15V | | 0.05 | 300 | μΑ |
| MOS TO LE | PTTL INTERFACE | | | | | |
| V _{IN(1)} | Logical "1" Input Voltage | 54C V _{CC} = 4.5V 74C V _{CC} = 4.75V | V _{CC} - 1.5 V _{CC} - 1.5 | | | > > |
| V _{IN(0)} | Logical "0" Input Voltage | 54C V _{CC} = 4.5V 74C V _{CC} = 4.75V | | | 0.8 0.8 | V V |
| V _{OUT(1)} | Logical "1" Output Voltage | $54C V_{CC} = 4.5V$, $I_O = -360 \mu A$ $74C V_{CC} = 4.75V$, $I_O = -360 \mu A$ | 2.4 2.4 | | | V V |
| V _{OUT(0)} | Logical "0" Output Voltage | $54C V_{CC} = 4.5V$, $I_O = 360 \mu A$ $74C V_{CC} = 4.75V$, $I_O = 360 \mu A$ | | | 0.4 0.4 | V |
| OUTPUT DR | IVE (See 54C/74C Family Char | acteristics Data Sheet) (Short Circuit | Current) | | | |
| ISOURCE | Output Source Current | $V_{CC} = 5V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$ | -1.75 | | | mA |
| ISOURCE | Output Source Current | $V_{CC} = 10V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$ | -8.0 | | | mA |
| ISINK | Output Sink Current | $V_{CC} = 5V$, $V_{IN(1)} = 5V$ $T_A = 25^{\circ}C$, $V_{OUT} = V_{CC}$ | 1.75 | | | mA |
| I _{SINK} | Output Sink Current | $V_{CC} = 10V, V_{IN(1)} = 10V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$ | 8.0 | | | mA |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|---------------------------------|--|------------------------------|------------|------------|------------|------------|
| t _{pd1} | Propagation Delay Time to a Logical "0" or a Logical "1" from Clock to Q | $V_{CC} = 5V$ $V_{CC} = 10V$ | | 230 90 | 310 120 | ns ns |
| t _{pd0} | Propagation Delay Time to a Logical "0" from Clear to Q | $V_{CC} = 5V$ $V_{CC} = 10V$ | | 280 110 | 380 150 | ns ns |
| ts | Time Prior to Clock Pulse that Data Must be Present | $V_{CC} = 5V$ $V_{CC} = 10V$ | 200 80 | 110 30 | | ns ns |
| t _H | Time After Clock Pulse that Data Must be Held | $V_{CC} = 5V$ $V_{CC} = 10V$ | 0 | 0 0 | | ns ns |
| f _{MAX} | Maximum Clock Frequency | $V_{CC} = 5V$ $V_{CC} = 10V$ | 2.0 5.5 | 3 8 | | MHz MHz |
| t _W | Minimum Clear Pulse Width | $V_{CC} = 5V$ $V_{CC} = 10V$ | | 150 55 | 250 90 | ns ns |
| t _r , t _f | Maximum Clock Rise and Fall Time | $V_{CC} = 5V$ $V_{CC} = 10V$ | 15 5 | | | μs μs |
| C _{IN} | Input Capacitance | Any Input (Note 2) | | 5 | | pF |
| C _{PD} | Power Dissipation Capacitance | (Note 3) | | 140 | | pF |

^{*}AC Parameters are guaranteed by DC correlated testing.

Note 2: Capacitance is guaranteed by periodic testing.


Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.


Logic Waveforms




Switching Time Waveforms









AC Test Circuit




Typical Applications


74C Compatibility






TL/F/5896-8





Ceramic Dual-In-Line Package (J) Order Number MM54C164J or MM74C164J NS Package Number J14A

Physical Dimensions inches (millimeters)



Molded Dual-In-Line Package (N)
Order Number MM54C164N or MM74C164N
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408