

MF6 6th Order Switched Capacitor Butterworth Lowpass Filter


General Description

The MF6 is a versatile easy to use, precision 6th order Butterworth lowpass active filter. Switched capacitor techniques eliminate external component requirements and allow a clock tunable cutoff frequency. The ratio of the clock frequency to the lowpass cutoff frequency is internally set to 50 to 1 (MF6-50) or 100 to 1 (MF6-100). A Schmitt trigger clock input stage allows two clocking options, either self-clocking (via an external resistor and capacitor) for standalone applications, or an external TTL or CMOS logic compatible clock can be used for tighter cutoff frequency control. The maximally flat passband frequency response together with a DC gain of 1 V/V allows cascading MF6 sections for higher order filtering. In addition to the filter, two independent CMOS op amps are included on the die and are useful for any general signal conditioning applications.

Features

- No external components
- 14-pin DIP or 14-pin wide-body S.O. package
- Cutoff frequency accuracy of ±0.3% typical
- Cutoff frequency range of 0.1 Hz to 20 kHz
- Two uncommitted op amps available
- 5V to 14V total supply voltage
- Cutoff frequency set by external or internal clock

Block and Connection Diagrams





Top View

Order Number MF6CWM-50 or MF6CWM-100 See NS Package Number M14B

Order Number MF6CN-50 or MF6CN-100 See NS Package Number N14A

Order Number MF6CJ-50 or MF6CJ-100 See NS Package Number J14A

TRI-STATE® is a registered trademark of National Semiconductor Corporation

Absolute Maximum Ratings (Note 11)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage $V^- - 0.2V, V^+ + 0.2V$ Voltage at Any Pin Input Current at Any Pin (Note 13) 5 mA Package Input Current (Note 13) 20 mA Power Dissipation (Note 14) 500 mW Storage Temperature -65°C to +150°C ESD Susceptibility (Note 12) 800V Soldering Information N Package (10 sec.) 260°C

0 mA M mW M 50°C M 800V St

 N Package (10 sec.)
 260°C

 J Package (10 sec.)
 300°C

 SO Package
 Vapor Phase (60 sec.)
 215°C

 Infrared (15 sec.)
 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" (Appendix D) for other methods of soldering surface mount devices.

Operating Ratings (Note 11)

Filter Electrical Characteristics The following specifications apply for $f_{CLK} \le 250$ kHz (see Note 3) unless otherwise specified. Boldface limits apply for T_{MIN} to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$.

			VM-50, MF60 CN-50, MF60	,	MF60			
Parameter	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
$V^{+} = +5V, V^{-} = -5V$								
f _c , Cutoff MF6-50 Mi Frequency Ma Range MF6-100 Mi (Note 1) Ma	x n			0.1 20k 0.1 10k			0.1 20k 0.1 10k	Hz
Total Supply Current	f _{CLK} =250 kHz	4.0	6.0	8.5	4.0	8.5		mA
Maximum Clock Filter Output Feedthrough Op Amp 1 Output Op Amp 2 Output	ıt	30 25 20			30 25 20			mV (peak-to- peak)
H _o , DC Gain	$\begin{array}{l} R_{source} \\ \leq 2 \ k \Omega \end{array}$	0.0	± 0.30	± 0.30	0.0	± 0.30		dB
f _{CLK} /f _c , MF6-5 Clock to Cutoff MF6-10 Frequency Ratio		49.27 ± 0.3% 98.97 ± 0.3%	1	49.27 ± 1% 98.97 ± 1%	49.27±0.3% 98.97±0.3%	49.27 ± 1% 98.97 ± 1%		
DC MF6-5 Offset Voltage MF6-10		-200 -400			-200 -400			mV
Minimum Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	+4.0 -4.1	+3.5 -3.8	+ 3.5 - 3.5	+4.0 -4.1	+ 3.5 - 3.5		V
Maximum Output Short Circuit Current (Note 6) Source		50 1.5			50 1.5			mA
Dynamic Range MF6-5 (Note 2) MF6-10		83 81			83 81			dB
Magnitude Response Test	f _{CLK} =250 kHz f=6000 Hz f=4500 Hz	-9.47 -0.92	-9.47±0.6 -0.92±0.6	-9.47±0.75 -0.92±0.4	-9.47 -0.92	−9.47±0.75 −0.92±0.4		dB
Points (Note 4) MF6-10	f _{CLK} =250 kHz f=3000 Hz f=2250 Hz	-9.48 -0.97	-9.48±0.3 -0.97±0.3		-9.48 -0.97	-9.48±0.75 -0.97±0.4		dB

 $\label{eq:Filter Electrical Characteristics} \mbox{(Continued) The following specifications apply for $f_{CLK} \le 250$ kHz (see Note 3) unless otherwise specified. \mbox{\bf Boldface} \mbox{\bf limits apply for T_{MIN} to T_{MAX}; all other limits $T_A = T_J = 25°C.}$

			WM-50, MF6 6CN-50, MF6		MF6			
Parameter	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
$\mathbf{V}^+ = +5\mathbf{V}, \mathbf{V}^- = -5\mathbf{V}$ (Conti	nued)							
Attenuation Rate MF6-50	$f_{CLK} = 250 \text{ kHz}$ $f_1 = 6000 \text{ Hz}$ $f_2 = 8000 \text{ Hz}$		-36	-36		-36		dB/ octave
MF6-100	$f_{CLK} = 250 \text{ kHz}$ $f_1 = 3000 \text{ Hz}$ $f_2 = 4000 \text{ Hz}$		-36	-36		-36		dB/ octave
$V^+ = +2.5V, V^- = -2.5V$								
f _c , Cutoff MF6-50 Min Frequency Max Range MF6-100 Min (Note 1) Max				0.1 10k 0.1 5k			0.1 10k 0.1 5k	Hz
Total Supply Current	f _{CLK} =250 kHz	2.5	4.0	4.0	2.5	4.0		mA
Maximum Clock Filter Output Feedthrough Op Amp 1 Out Op Amp 2 Out		20 15 10			20 15 10			mV (peak-to- peak)
Ho, DC Gain	R _{source} ≤2 kΩ	0.0	±0.30	± 0.30	0.0	± 0.30		dB
f _{CLK} /f _c , Clock to Cutoff Frequency MF6-50 Ratio MF6-100	1	49.10±0.3% 98.65±0.3%		49.10±3% 98.65±2.25%	49.10±0.3% 98.65±0.3%	49.10±3% 98.65±2.25%		
DC MF6-50 Offset Voltage MF6-100		-200 -400			-200 -400			mV
Minimum Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	+1.5 -2.2	+1.0 -1.7	+ 1.0 - 1.5	+ 1.5 -2.2	+ 1.0 - 1.5		V
Maximum Output Short Circuit Current (Note 6) Source Sink		28 0.5			28 0.5			mA
Dynamic Range (Note 2)		77			77			dB
Magnitude Response Test	f _{CLK} =250 kHz f=6000 Hz f=4500 Hz	-9.54 -0.96	-9.54±0.6 -0.96±0.3	-9.54±0.75 -0.96±0.4	-9.54 -0.96	-9.54±0.75 -0.96±0.4		dB
Points (Note 4) MF6-100	f _{CLK} =250 kHz f=3000 Hz f=2250 Hz	-9.67 -1.01	-9.67 ± 0.6 -1.01 ± 0.3	-9.67±0.75 -1.01±0.4	-9.67 -1.01	-9.67±0.75 -1.01±0.4		dB
Attenuation MF6-50 Rate	$f_{CLK} = 250 \text{ kHz}$ $f_1 = 6000 \text{ Hz}$ $f_2 = 8000 \text{ Hz}$		-36	-36		-36		dB/ octave
MF6-100	$f_{CLK} = 250 \text{ kHz}$ $f_1 = 3000 \text{ Hz}$ $f_2 = 4000 \text{ Hz}$		-36	-36		-36		dB/ octave

Op Amp Electrical Characteristics

Boldface limits apply for T_{MIN} to $T_{MAX};$ all other limits $T_A = T_J = 25 ^{\circ} C.$

			N-50, MF60 M-50, MF60	,	MF6CJ-50, MF6CJ-100			
Parameter	Conditions	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
$V^{+} = +5V, V^{-} = -5V$								
Input Offset Voltage		±8.0	± 20	± 20	±8.0	± 20		mV
Input Bias Current		10			10			pА
CMRR (Op Amp #2 Only)	$V_{CM1} = 1.8V,$ $V_{CM2} = -2.2V$	60	55		60	55		dB
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	+4.0 -4.5	+3.8 -4.0	+ 3.6 - 4.0	+4.0 -4.5	+ 3.6 - 4.0		V
Maximum Output Short Source Circuit Current (Note 6) Sink		54 2.0	65 4.0	80 6.0	54 2.0	80 6.0		mA
Slew Rate		7.0			7.0			V/μs
DC Open Loop Gain		72			72			dB
Gain Bandwidth Product		1.2			1.2			MHz
$V^{+} = +2.5V, V^{-} = -2.5V$								
Input Offset Voltage		±8.0	±20	± 20	±8.0	± 20		mV
Input Bias Current		10			10			pА
CMRR (Op-Amp #2 Only)	$V_{CM1} = +0.5V,$ $V_{CM2} = -0.9V$	60	55		60	55		dB
Output Voltage Swing	$R_L = 10 k\Omega$	+1.5 -2.2	+1.3 -1.7	+ 1.1 - 1.7	+1.5 -2.2	+ 1.1 - 1.7		V
Maximum Output Short Source Circuit Current (Note 6) Sink		24 1.0			24 1.0			mA
Slew Rate		6.0			6.0			V/μs
DC Open Loop Gain		67			67			dB
Gain Bandwidth Product		1.2			1.2			MHz

Logic Input-Output Electrical Characteristics The following specifications apply for $V^-=0V$ (see Note 5) unless otherwise specified. **Boldface limits apply for T_{MIN} to T_{MAX}**; all other limits $T_A = T_J = 25^{\circ}C$.

					N-50, MF6 M-50, MF6	CN-100 CWM-100	MF6CJ-50, MF6CJ-100			
Parameter		Conditions		Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Typical (Note 8)	Tested Limit (Note 9)	Design Limit (Note 10)	Units
TTL CLOCK INPUT, CLK	R PIN	(Note 7)								
Maximum V _{IL} , Logical "0" Input Voltage					0.8	0.8		0.8		٧
Minimum V _{IH} , Logical "1" Input Voltage					2.0	2.0		2.0		V
Maximum Leakage Currer at CLK R Pin	t	L Sh Pin at Mid- Supply			2.0	2.0		2.0		μА
SCHMITT TRIGGER										
V _{T+} , Positive Going Threshold Voltage	Min Max	V ⁺ = 10V		7.0	6.1 8.9	6.1 8.9	7.0	6.1 8.9		V
	Min Max	V ⁺ = 5V		3.5	3.1 4.4	3.1 4.4	3.5	3.1 4.4		٧
V _{T-} , Negative Going Threshold Voltage	Min Max	V ⁺ = 10V		3.0	1.3 3.8	1.3 3.8	3.0	1.3 3.8		٧
	Min Max	V ⁺ = 5V		1.5	0.6 1.9	0.6 1.9	1.5	0.6 1.9		٧
Hysteresis (V _{T+} - V _{T-})	Min Max	V ⁺ = 10V		4.0	2.3 7.6	2.3 7.6	4.0	2.3 7.6		٧
	Min Max	V ⁺ = 5V		2.0	1.2 3.8	1.2 3.8	2.0	1.2 3.8		٧
Minimum Logical "1" Output Voltage (Pin 11)		$I_0 = -10\mu A$	V ⁺ = 10V V ⁺ = 5V		9.0 4.5	9.0 4.5		9.0 4.5		٧
Maximum Logical "0" Output Voltage (Pin 11)		$I_0 = 10\mu A$	V ⁺ = 10V V ⁺ = 5V		1.0 0.5	1.0 0.5		1.0 0.5		٧
Minimum Output Source Current (Pin 11)		CLK R Tied to Ground	V ⁺ = 10V V ⁺ = 5V	6.0 1.5	3.0 0.75	3.0 0.75	6.0 1.5	3.0 0.75		mA
Maximum Output Sink Current (Pin 11)		CLK R Tied to V+	$V^{+} = 10V$ $V^{+} = 5V$	5.0 1.3	2.5 0.65	2.5 0.65	5.0 1.3	2.5 0.65		mA

Note 1: The cutoff frequency of the filter is defined as the frequency where the magnitude response is 3.01 dB less than the DC gain of the filter.

Note 2: For ±5V supplies the dynamic range is referenced to 2.82 Vrms (4V peak) where the wideband noise over a 20 kHz bandwidth is typically 200 μVrms for the MF6-50 and 250 μVrms for the MF6-100. For ±2.5V supplies the dynamic range is referenced to 1.06 Vrms (1.5V peak) where the wideband noise over a 20 kHz bandwidth is typically 140 μVrms for both the MF6-50 and the MF6-100.

Note 3: The specifications for the MF6 have been given for a clock frequency (f_{CLK}) of 250 kHz and less. Above this clock frequency the cutoff frequency begins to deviate from the specified error band of ±1.0% but the filter still maintains its magnitude characteristics. See Application Hints, Section 1.5.

Note 4: Besides checking the cutoff frequency (f_c) and the stopband attenuation at 2 f_c, two additional frequencies are used to check the magnitude response of the filter. The magnitudes are referenced to a DC gain of 0.0 dB.

Note 5: For simplicity all the logic levels have been referenced to V = 0V and will scale accordingly for ±5V and ±2.5V supplies (except for the TTL input logic levels).

Note 6: The short circuit source current is measured by forcing the output that is being tested to its maximum positive voltage swing and then shorting that output to the negative supply. The short circuit sink current is measured by forcing the output that is being tested to its maximum negative voltage swing and then shorting that output to the positive supply. These are the worst-case conditions.

Note 7: The MF6 is operating with symmetrical split supplies and L.Sh is tied to ground.

Note 8: Typicals are at 25°C and represent most likely parametric norm.

Note 9: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level.


Note 10: Design limits are guaranteed, but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 11: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified conditions.

Note 12: Human body model, 100 pF discharged through a 1.5k Ω resistor.

Note 13: When the input voltage (V_{IN}) at any pin exceeds the power supply rails $(V_{IN} \le V^- \text{ or } V_{IN} \ge V^+)$ the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 14: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 1.25^{\circ}C$, and the typical junction-to-ambient thermal resistance of the MF6CN when board mounted is 67°C/W. For the MF6CJ this number decreases to 62°C/W. For MF6CWM, $\theta_{JA} = 78^{\circ}C/W$.



10 100 10K 100K

FREQUENCY (Hz)

10 100

FREQUENCY (Hz)

TL/H/5065-9


100

FREQUENCY (Hz)

Typical Performance Characteristics (Continued)


Power Supply Voltage (Op Amp Output) = 10 kΩ POSITIVE VOLTAGE SWING (V) 5.0 4.6 4.2 3.8 3.4 3.0 2.6 1.8 5.0 6.0 7.0 8.0 9.0 10.0 11.0 12.0 13.0


Positive Voltage Swing vs




POWER SUPPLY VOLTAGE (V)

Positive Voltage Swing vs





POWER SUPPLY VOLTAGE (V)




NEGATIVE VOLTAGE SWING (V)


-4.4


-4.8


-5.2

-5.6











TL/H/5065-35



Crosstalk Test Circuits


From Filter to Opamps



From Either Opamp to Filter Output

TL/H/5065-10

TL/H/5065-11



Pin Descriptions (Pin Numbers)

Pin FILTER OUT (3)	Description The output of the lowpass filter. It will typically sink 0.9 mA and	Pin V _{O2} (2), INV2 (14),	Description VO2 is the output, INV2 is the inverting input, and NINV2 is the
	source 3 mA and swing to within 1V of each supply rail.	NINV2 (14), NINV2 (1)	non-inverting input of Op-Amp #2.
FILTER IN (8)	The input to the lowpass filter. To minimize gain errors the source impedance that drives this input should be less than 2k (see section 1.4). For single supply operation the input signal	V+(6), V-(10)	The positive and negative supply pins. The total power supply range is 5V to 14V. Decoupling these pins with 0.1 μ F capacitors is highly recommended.
	must be biased to mid-supply or AC coupled.	CLK IN (9)	A CMOS Schmitt-trigger input to be used with an external CMOS
V _{OS} ADJ (7)	This pin is used to adjust the DC offset of the filter output; if not used it must be tied to the		logic level clock. Also used for self-clocking Schmitt-trigger oscillator (see section 1.1).
	AGND potential. (See section 1.3)	CLK R (11)	A TTL logic level clock input when in split supply operation
AGND (5)	The analog ground pin. This pin sets the DC bias level for the filter section and the non-inverting input of Op-Amp #1 and must be tied to the system ground for split supply operation or to mid-supply for single supply operation (see section		(±2.5V to ±7V) and L. Sh tied to system ground. This pin becomes a low impedance output when L. Sh is tied to V⁻. Also used in conjunction with the CLK IN pin for a self clocking Schmitt-trigger oscillator (see section 1.1).
	1.2). When tied to mid-supply this pin should be well bypassed.	L. Sh (12)	Level shift pin, selects the logic threshold levels for the desired clock. When tied to V ⁻ it
V _{O1} (4), INV1 (13)	VO1 is the output and INV1 is the inverting input of Op-Amp # 1. The non-inverting input of this Op-Amp is internally connected to the AGND pin.		enables an internal tri-state buffer stage between the Schmitt trigger and the internal clock level shift stage thus enabling the CLK IN Schmitt-trigger input and making the CLK R pin a low impedance output.

Pin Descriptions (Pin Numbers) (Continued)

L. Sh (12)

Description


When the voltage level at this input exceeds [25%($V^+ - V^-$) + V-] the internal tri-state buffer is disabled allowing the CLK R pin to become the clock input for the internal clock level shift stage. The CLK R threshold level is now 2V above the voltage applied to the L. Sh pin. Driving the CLK R pin with TTL logic levels can be accomplished through the use of split supplies and by tying the L. Sh pin to system ground.

1.0 MF6 Application Hints

The MF6 is comprised of a non-inverting unity gain lowpass sixth order Butterworth switched capacitor filter section and two undedicated CMOS Op-Amps. The switched capacitor topology makes the cutoff frequency (where the gain drops 3.01 dB below the DC gain) a direct ratio (100:1 or 50:1) of the clock frequency supplied to the lowpass filter. Internal integrator time constants set the filter's cutoff frequency. The resistive element of these integrators is actually a capacitor which is "switched" at the clock frequency (for a detailed discussion see Input Impedance Section). Varying the clock frequency changes the value of this resistive element and thus the time constant of the integrators. The clock to cutoff frequency ratio (f_{CLK}/f_c) is set by the ratio of the input and feedback capacitors in the integrators. The higher the clock to cutoff frequency ratio (or the sampling rate) the closer this approximation is to the theoretical Butterworth response. The MF6 is available in f_{CLK}/f_{c} ratios of 50:1 (MF6-50) or 100:1 (MF6-100).

1.1 CLOCK INPUTS

The MF6 has a Schmitt-trigger inverting buffer which can be used to construct a simple R/C oscillator. The oscillator's frequency is dependent on the buffer's threshold levels as well as on the resistor/capacitor tolerance (see Figure 1).



$$\begin{split} f_{CLK} &= \frac{1}{\text{RC In} \left[\left(\frac{V_{CC} - V_T -}{V_{CC} - V_{T+}} \right) \frac{V_{T+}}{V_{T-}} \right]} \\ \text{Typically for } V_{CC} &= V^+ - V^- = 10V; \\ f_{CLK} &= \frac{1}{1.69 \, \text{RC}} \end{split}$$

TL/H/5065-12 FIGURE 1. Schmitt Trigger R/C Oscillator

N.INV2 INV1 V₀₂ FILTER OUT 12 CLK R V₀₁ AGND 10 -5.0V +5.0V ۷+ CLK IN +5V **11.**5√ V_{OS} ADJ FILTER

FIGURE 2. Dual Supply Operation MF6 Driven with CMOS Logic Level Clock (V_{IH} \geq 0.8 V_{CC} and V_{IL} \leq 0.2 V_{CC} where V_{CC} = V $^+$ - V $^-$)







FIGURE 3. Dual Supply Operation MF6 Driven with TTL Logic Level Clock



Application Hints (Continued)





TL/H/5065-17

FIGURE 5. VOS Adjust Schemes

Schmitt-trigger threshold voltage levels can change significantly causing the R/C oscillator's frequency to vary greatly from part to part.

Where accuracy in f_C is required an external clock can be used to drive the CLK R input of the MF6. This input is TTL logic level compatible and also presents a very light load to the external clock source (\sim 2 μ A) with split supplies and L. Sh tied to system ground. The logic level is programmed by the voltage applied to level shift (L. Sh) pin (See the Pin description for L. Sh pin).

1.2 POWER SUPPLY BIASING


The MF6 can be biased from a single supply or dual split supplies. The split supply mode shown in Figures 2 and 3 is the most flexible and easiest to implement. As discussed earlier split supplies, $\pm 5 \text{V}$ to $\pm 7 \text{V}$, will enable the use of TTL or CMOS clock logic levels. Figure 4 shows two schemes for single supply biasing. In this mode only CMOS clock logic levels can be used.

1.3 OFFSET ADJUST

The VosADJ pin is used in adjusting the output offset level of the filter section. If this pin is not used it must be tied to the analog ground (AGND) level, either mid-supply for single ended supply operation or ground for split supply operation. This pin sets the zero reference for the output of the filter. The implementation of this pin can be seen in *Figure 5*. In 5(a), DC offset is adjusted using a potentiometer; in 5(b), the Op-Amp integrator circuit keeps the average DC output level at AGND. The circuit in 5(b) is therefore appropriate only for AC-coupled signals and signals biased at AGND.


1.4 INPUT IMPEDANCE

The MF6 lowpass filter input (FILTER IN pin) is not a high impedance buffer input. This input is a switched capacitor resistor equivalent, and its effective impedance is inversely proportional to the clock frequency. The equivalent circuit of the input to the filter can be seen in *Figure 6*. The input capacitor charges to the input voltage (V_{in}) during one half of the clock period, during the second half the charge is



TL/H/5065-18

a) Equivalent Circuit for MF6 Filter Input



TL/H/5065-19

b) Actual Circuit for MF6 Filter Input FIGURE 6. MF6 Filter Input

transferred to the feedback capacitor. The total transfer of charge in one clock cycle is therefore $Q=C_{in}V_{in}$, and since current is defined as the flow of charge per unit time the average input current becomes

$$I_{in} = Q/T$$

(where T equals one clock period) or

$$I_{in} = \frac{C_{in}V_{in}}{T} = C_{in}V_{in}f_{CLK}$$

The equivalent input resistor (R_{in}) then can be defined as

$$R_{in} = V_{in}/I_{in} = \frac{1}{C_{in}f_{CLK}}$$

The input capacitor is 2 pF for the MF6-50 and 1 pF for the

Application Hints (Continued)

MF6-100, so for the MF6-100

$$R_{in} = \frac{1 \times 10^{12}}{f_{CLK}} = \frac{1 \times 10^{12}}{f_{c} \times 100} = \frac{1 \times 10^{10}}{f_{c}}$$

and

$$R_{in} = \frac{5 \times 10^{11}}{f_{CLK}} = \frac{5 \times 10^{11}}{f_{c} \times 50} = \frac{1 \times 10^{10}}{f_{c}}$$

for the MF6-50. As shown in the above equations for a given cutoff frequency ($f_{\rm c}$) the input impedance remains the same for the MF6-50 and the MF6-100. The higher the clock to center frequency ratio, the greater equivalent input resistance for a given clock frequency. As the cutoff frequency increases the equivalent input impedance decreases. This input resistance will form a voltage divider with the source impedance ($R_{\rm source}$). Since $R_{\rm in}$ is inversely proportional to the cutoff frequency, operation at higher cutoff frequencies will be more likely to load the input signal which would appear as an overall decrease in gain to the output of the filter. Since the filter's ideal gain is unity its overall gain is given by:


$$A_{\text{V}} = \frac{R_{\text{in}}}{R_{\text{in}} + R_{\text{source}}}$$

If the MF6-50 or the MF6-100 were set up for a cutoff frequency of 10 kHz the input impedance would be:

$$R_{\text{in}} = \frac{1 \times 10^{10}}{10 \text{ kHz}} = 1 \text{ M}\Omega$$


In this example with a source impedance of 10k the overall gain, if the MF6 had an ideal gain of 1 or 0 dB, would be:

$$\mathrm{A_V} = \frac{1~\mathrm{M}\Omega}{\mathrm{10~k}\Omega + 1~\mathrm{M}\Omega} = 0.99009~\mathrm{or}~-86.4~\mathrm{mdB}$$



TL/H/5065-20

FIGURE 7a. MF6-100 ±5V Supplies Amplitude Response



TL/H/5065-22

FIGURE 7c. MF6-100 ± 2.5 V Supplies Amplitude Response

Since the maximum overall gain error for the MF6 is $\pm\,0.3$ dB with a $R_{\text{S}}\leq2$ k Ω the actual gain error for this case would be $+\,0.21$ dB to $-\,0.39$ dB.

1.5 CUTOFF FREQUENCY RANGE

The filter's cutoff frequency (f_c) has a lower limit caused by leakage currents through the internal switches discharging the stored charge on the capacitors. At lower clock frequencies these leakage currents can cause millivolts of error, for example:


$$f_{CLK}=$$
 100 Hz, $I_{leakage}=$ 1 pA, C = 1 pF
$$V=\frac{1 \text{ pA}}{1 \text{ pF} (100 \text{ Hz})}=10 \text{ mV}$$

The propagation delay in the logic and the settling time required to acquire a new voltage level on the capacitors increases as the MF6 power supply voltage decreases. This causes a shift in the $f_{\rm CLK}/f_{\rm c}$ ratio which will become noticeable when the clock frequency exceeds 250 kHz. The amplitude characteristic will stay within tolerance until $f_{\rm CLK}$ exceeds 500 kHz and will peak at about 0.5 dB at the corner frequency with a 1 MHz clock. The response of the MF6 is still a reasonable approximation of the ideal Butterworth lowpass characteristic as can be seen in Figure 7.

2.0 Designing with the MF6


Given any lowpass filter specification two equations will come in handy in trying to determine whether the MF6 will do the job. The first equation determines the order of the lowpass filter required:

$$n = \frac{\log (10^{0.1} \text{ Amin} - 1) - \log (10^{0.1} \text{ Amax} - 1)}{2 \log (f_s/f_b)}$$
 (1)



TL/H/5065-21

FIGURE 7b. MF6-50 \pm 5V Supplies Amplitude Response



TL/H/5065-23

FIGURE 7d. MF6-50 \pm 2.5V Supplies Amplitude Response

Designing with the MF6 (Continued)

where n is the order of the filter, A_{min} is the minimum stopband attenuation (in dB) desired at frequency f_s , and A_{max} is the passband ripple or attenuation (in dB) at frequency f_b . If the result of this equation is greater than 6, then more than a single MF6 is required.

The attenuation at any frequency can be found by the following equation:

Attn(f) =
$$10 \log [1 + (10^{0.1 \text{Amax}} - 1) (f/f_b)^{2n}] dB$$
 (2) where n = 6 (the order of the filter).

2.1 A LOWPASS DESIGN EXAMPLE

Suppose the amplitude response specification in Figure θ is given. Can the MF6 be used? The order of the Butterworth approximation will have to be determined using eq. 1:

$$A_{min}=30~dB,\,A_{max}=1.0~dB,\,f_{S}=2~kHz,\,and\,f_{b}=1~kHz$$

$$n = \frac{\log (10^3 - 1) - \log (10^{0.1} - 1)}{2 \log(2)} = 5.96$$


Since n can only take on integer values, n=6. Therefore the MF6 can be used. In general, if n is 6 or less a single MF6 stage can be utilized.

Likewise, the attenuation at f_{S} can be found using equation 2 with the above values and n=6 giving:

Atten (2 kHz) =
$$10 \log [1 + (10^{0.1} - 1) (2 \text{ kHz/1 kHz})^{12}]$$

= 30.26 dB

This result also meets the design specification given in Figure $\it 8$ again verifying that a single MF6 section will be adequate.



TL/H/5065-24

FIGURE 8. Design Example Magnitude Response Specification Where the Response of the Filter Design Must Fall Within the Shaded Area of the Specification

Since the MF6's cutoff frequency f_{C} , which corresponds to a gain attenuation of -3.01 dB, was not specified in this example it needs to be calculated. Solving equation 2 where f_{C} as follows:

$$\begin{split} f_{\text{C}} &= f_{\text{b}} \left[\frac{(10^{0.1}(3.01 \, \text{dB}) - 1)}{(10^{0.1} \, \text{Amax} - 1)} \right]^{1/(2n)} \\ &= 1 \, \text{kHz} \left[\frac{10^{0.301} - 1}{10^{0.1} - 1} \right]^{1/12} \end{split}$$

where $f_c = f_{CLK}/50$ or $f_{CLK}/100$.

To implement this example for the MF6-50 the clock frequency will have to be set to $f_{CLK}=50(1.116~kHz)=55.8~kHz$ or for the MF6-100 $f_{CLK}=100(1.116~kHz)=111.6~kHz$

2.2 CASCADING MF6s

In the case where a steeper stopband attenuation rate is required two MF6's can be cascaded (*Figure 9*) yielding a 12th order slope of 72 dB per octave. Because the MF6 is a Butterworth filter and therefore has no ripple in its passband, when MF6s are cascaded the resulting filter also has no ripple in its passband. Likewise the DC and passband gains will remain at 1V/V. The resulting response is shown in *Figure 10*.

In determining whether the cascaded MF6s will yield a filter that will meet a particular amplitude response specification, as above, equations 3 and 4 can be used, shown below.

$$n = \frac{\log{(10^{0.05\,\text{A}_{min}}-1)} - \log{(10^{0.05\,\text{A}_{max}}-1)}}{2\log{(f_8/f_b)}} \tag{3}$$

$$Attn(f) = 10 log [1 + (10^{0.05} Amax - 1) (f/f_b)^{2n}] dB \qquad (4)$$
 where n = 6 (the order of each filter).


Equation 3 will determine whether the order of the filter is adequate (n \leq 6) while equation 4 can determine if the required stopband attenuation is met and what actual cutoff frequency (f_c) is required to obtain the particular frequency response desired. The design procedure would be identical to the one shown in section 2.1.


2.3 IMPLEMENTING A "NOTCH" FILTER WITH THE MF6

A "notch" filter with 60 dB of attenuation can be obtained by using one of the Op-Amps, available in the MF6, and three external resistors. The circuit and amplitude response are shown in *Figure 11*.

The frequency where the "notch" will occur is equal to the frequency at which the output signal of the MF6 will have the same magnitude but be 180 degrees out of phase with its input signal. For a sixth order Butterworth filter 180° phase shift occurs where $f=f_n=0.742\,f_{\text{c}}.$ The attenuation at this frequency is 0.12 dB which must be compensated for by making $R_1=1.014\times R_2.$

Since R_1 does not equal R_2 there will be a gain inequality above and below the notch frequency. At frequencies below the notch frequency (f $<<\mathsf{f}_n$), the signal through the filter has a gain of one and is non-inverting. Summing this with the input signal through the Op-Amp yields an overall gain of two or +6 dB. For $f>>\mathsf{f}_n$, the signal at the output of the filter is greatly attenuated thus only the input signal will appear at the output of the Op-Amp. With $\mathsf{R}_3=\mathsf{R}_1=1.014$ R_2 the overall gain is 0.986 or -0.12 dB at frequencies above the notch.






TTL LOGIC LEVELS

FIGURE 9. Cascading Two MF6s

TL/H/5065-25



 $$^{\rm TL/H/5065-26}$$ FIGURE 10a. One MF6-50 vs. Two MF6-50s Cascaded





FIGURE 10b. Phase Response of Two Cascaded MF6-50s




Designing with the MF6 (Continued)

2.4 CHANGING CLOCK FREQUENCY INSTANTANEOUSLY

The MF6 will respond favorably to a sudden change in clock frequency. Distortion in the output signal occurs at the transition of the clock frequency and lasts approximately three cutoff frequency (f_c) cycles. As shown in *Figure 12*, if the control signal is low the MF6-50 has a 100 kHz clock making f_c = 2 kHz; when this signal goes high the clock frequency changes to 50 kHz yielding 1 kHz f_c.

The transient response of the MF6 seen in Figure 13 is also dependent on the $f_{\rm C}$ and thus the $f_{\rm CLK}$ applied to the filter. The MF6 responds as a classical sixth order Butterworth lowpass filter.




TI /H/5065-30

 $f_{\text{IN}} = 1.5 \text{ kHz (scope time base} = 2 \text{ ms/div)}$ FIGURE 12. MF6-50 Abrupt Clock Frequency Change


2.5 ALIASING CONSIDERATIONS

Aliasing effects have to be taken into consideration when input signal frequencies exceed half the sampling rate. For the MF6 this equals half the clock frequency (f_{CLK}). When



(a) Input Signal Spectrum


TL/H/5065-37



TI /H/5065-31

FIGURE 13. MF6-50 Step Input Response, Vertical = 2V/div., Horizontal = 1 ms/div., f_{CLK} = 100 kHz


the input signal contains a component at a frequency higher than half the clock frequency, as in Figure 14a, that component will be "reflected" about $f_{\rm CLK}/2$ into the frequency range below $f_{\rm CLK}/2$ as in Figure 14b. If this component is within the passband of the filter and of large enough amplitude it can cause problems. Therefore if frequency components in the input signal exceed $f_{\rm CLK}/2$ they must be attenuated before being applied to the MF6 input. The necessary amount of attenuation will vary depending on system requirements. In critical applications the signal components above $f_{\rm CLK}/2$ will have to be attenuated at least to the filter's residual noise level. An example circuit is shown in Figure 15 using one of the uncommitted Op-Amps available in the MF6.




TL/H/5065-38


(b) Output Signal Spectrum. Note that the input signal at $f_s/2 + f$ causes an output signal to appear at $f_s/2 - f$.

Figure 14. The phenomenon of aliasing in sampled-data systems. An input signal whose frequency is greater than one-half the sampling frequency will cause an output to appear at a frequency lower than one-half the sampling frequency. In the MF6, $f_s = f_{CLK}$.












Cavity Dual-In-Line Package (J) Order Number MF6CJ-50 or MF6CJ-100 NS Package Number J14A








Small Outline Wide Body (M)
Order Number MF6CWM-50 or MF6CWM-100
NS Package Number M14B

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number MF6CN-50 or MF6CN-100 NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9999