May 1998

LMX2330L/LMX2331L/LMX2332L PLLatinum Low Power Dual Frequency Synthesizer for RF Personal Communications

National Semiconductor

LMX2330L/LMX2331L/LMX2332L PLLatinum[™] Low Power Dual Frequency Synthesizer for **RF Personal Communications**

LMX2330L 2.5 GHz/510 MHz LMX2331L 2.0 GHz/510 MHz LMX2332L 1.2 GHz/510 MHz

General Description

The LMX233XL family of monolithic, integrated dual frequency synthesizers, including prescalers, is to be used as a local oscillator for RF and first IF of a dual conversion transceiver. It is fabricated using National's 0.5µ ABiC V silicon **BiCMOS** process.

The LMX233XL contains dual modulus prescalers. A 64/65 or a 128/129 prescaler (32/33 or 64/65 in the 2.5 GHz LMX2330L) can be selected for the RF synthesizer and a 8/9 or a 16/17 prescaler can be selected for the IF synthesizer. LMX233XL, which employs a digital phase locked loop technique, combined with a high quality reference oscillator, provides the tuning voltages for voltage controlled oscillators to generate very stable, low noise signals for RF and IF local oscillators. Serial data is transferred into the LMX233XL via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX233XL family features very low current consumption;

LMX2330L-5.0 mA at 3V, LMX2331L-4.0 mA at 3V, LMX2332L-3.0 mA at 3V.


The LMX233XL are available in a TSSOP 20-pin surface mount plastic package.

Features Ultra low current consumption


- 2.7V to 5.5V operation
- Selectable synchronous or asynchronous powerdown mode:
- $I_{CC} = 1 \ \mu A$ typical at 3V
- Dual modulus prescaler:
 - LMX2330L (RF) 32/33 or 64/65 LMX2331L/32L (RF) 64/65 or 128/129 LMX2330L/31L/32L (IF) 8/9 or 16/17
- Selectable charge pump TRI-STATE[®] mode
- Selectable charge pump current levels
- Selectable Fastlock [™] mode
- Upgrade and compatible to LMX233XA family


Applications

- Portable Wireless Communications (PCS/PCN, cordless)
- Cordless and cellular telephone systems
- Wireless Local Area Networks (WLANs)
- Cable TV tuners (CATV)
- Other wireless communication systems



© 1998 National Semiconductor Corporation DS012806





Note: The RF prescaler for the LMX2331L/32L is either 64/65 or 128/129, while the prescaler for the LMX2330L is 32/33 or 64/65. Note: V_{CC} 1 supplies power to the RF prescaler, N-counter, R-counter and phase detector. V_{CC} 2 supplies power to the IF prescaler, N-counter, phase detector, R-counter and phase detector. V_{CC} 2 supplies power to the IF prescaler, N-counter, phase detector, R-counter and phase detector. V_{CC} 2 supplies power to the IF prescaler, N-counter, phase detector, V_{CC} 2 are clamped to each other by diodes and must be run at the same voltage level. Note: V_{P1} and V_{P2} can be run separately as long as $V_{P} \ge V_{CC}$.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, Distributors for availability and specifications.

Power Supply Voltage	
V _{CC}	-0.3V to +6.5V
V _P	-0.3V to +6.5V
Voltage on Any Pin	
with $GND = 0V (V_1)$	–0.3V to V _{CC} +0.3V
Storage Temperature Range (T _S)	–65°C to +150°C
Lead Temperature (solder 4 sec.) (T_L)	+260°C

Electrical Characteristics

 V_{CC} = 3.0V, V_{P} = 3.0V; -40°C < T_A < 85°C, except as specified

Recommended Operating Conditions

Power Supply Voltage


11,7 0	
V _{cc}	2.7V to 5.5V
VP	V _{CC} to +5.5V
Operating Temperature (T _A)	-40°C to +85°C


Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.


Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Symbol	Par	ameter	Conditions	\ \	/alue		Units
				Min	Тур	Max	1
I _{cc}	Power	LMX2330L RF + IF	V _{CC} = 2.7V to 5.5V		5.0	6.6	
	Supply	LMX2330L RF Only	1		4.0	5.2	
	Current	LMX2331L RF + IF	7		4.0	5.4	1
		LMX2331L RF Only	1		3.0	4.0	mA
		LMX2332L IF + RF	1		3.0	4.1	1
		LMX2332L RF Only	1		2.0	2.7	
		LMX233xL IF Only	7		1.0	1.4	
I _{CC-PWDN}	Powerdown Current		(Note 3)		1	10	μA
f _{IN} RF	Operating	LMX2330L		0.5		2.5	
	Frequency	LMX2331L	7	0.2		2.0	GHz
		LMX2332L	7	0.1		1.2	1
f _{IN} IF	Operating	LMX233xL		45		510	MHz
	Frequency						
fosc	Oscillator Frequency	L		5		40	MHz
f _o	Maximum Phase Detector			10			MHz
	Frequency						
Pf _{IN} RF	F RF Input Sensitivity		V _{CC} = 3.0V	-15		0	dBm
			V _{CC} = 5.0V	-10		0	dBm
Pf _{IN} IF	IF Input Sensitivity		V _{CC} = 2.7V to 5.5V	-10		0	dBm
Vosc	Oscillator Sensitivity		OSC _{in}	0.5			V _{PP}
VIH	High-Level Input Voltage		(Note 4)	0.8 V _{CC}			V
VIL	Low-Level Input Voltage		(Note 4)			0.2 V _{CC}	V
I _{IH}	High-Level Input Current		$V_{IH} = V_{CC} = 5.5V$ (Note 4)	-1.0		1.0	μA
I _{IL}	Low-Level Input Current		$V_{IL} = 0V, V_{CC} = 5.5V$ (Note 4)	-1.0		1.0	μA
I _н	Oscillator Input Current		V _{IH} = V _{CC} = 5.5V			100	μA
I _{IL}	Oscillator Input Current		V _{IL} = 0V, V _{CC} = 5.5V	-100			μA
V _{он}	High-Level Output Voltage (for F _o LD, pin number 10)		I _{OH} = -500 μA	V _{CC} - 0.4			V
V _{OL}	Low-Level Output Voltage F _o LD, pin number 10)		I _{OL} = 500 μA			0.4	V
t _{cs}	Data to Clock Set Up Tim	e	See Data Input Timing	50			ns
t _{CH}	Data to Clock Hold Time		See Data Input Timing	10			ns
t _{CWH}	Clock Pulse Width High		See Data Input Timing	50			ns


ymbol	Parameter	except as specified	ditions		Value		Uni
	i didileter			Min	Тур	Мах	
WL Clock	Pulse Width Low	See Data	Input Timing	50			n
	to Load Enable Set Up Time	See Data I	Input Timing	50			n
w Load	Enable Pulse Width	See Data I	Input Timing	50			n
Charge I	ata and LE does not include $f_{IN} RF$, f_{IN} Pump Characterist $V_P = 3.0V; -40°C < T_A \le 85°C$	ics					
Symbol	Parameter	Conditions		Valu	е		Units
•			Min	і Тур		Max	
Do-SOURCE	Charge Pump Output	$V_{Do} = V_P/2$, $I_{CPo} = HIGH$ (N	lote 5)	-4.0)		mA
{Do} -SINK	Current	$V{\text{Do}} = V_{\text{P}}/2, I_{\text{CPo}} = \text{HIGH} (N)$		4.0			mA
Do-SOURCE	1	$V_{Do} = V_P/2$, $I_{CPo} = LOW$ (N		-1			mA
{Do} -SINK		$V{Do} = V_P/2$, $I_{CPo} = LOW$ (N		1			mA
{Do} -TRI	Charge Pump TRI-STATE	$0.5V \leq V{Do} \leq V_{P} - 0.5V$		5	2.5		nA
0111/	Current	$-40^{\circ}C < T_A < 85^{\circ}C$				10	0/
Do-SINK vs	CP Sink vs	$V_{Do} = V_{P}/2$		3		10	%
	Source Mismatch (Note 7)	$T_A = 25^{\circ}C$					
_{Do} vs V _{Do}	CP Current vs Voltage	$0.5 \le V_{PQ} \le V_{P} - 0.5V$		10		15	%
D0 - D0	(Note 6)	$T_A = 25^{\circ}C$				-	
_{Do} vs T _A	CP Current vs	$V_{\text{Do}} = V_{\text{P}}/2$		- 10			
	Temperature			10			%
	(Note 8)	$-40^{\circ}C \le T_A \le 85^{\circ}C$					








8







www.national.com

Functional Description

The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and the 15- and 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:





DS012806-7

15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Ratio	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Notes: Divide ratios less than 3 are prohibited.


Divide ratio: 3 to 32767

R1 to R15: These bits select the divide ratio of the programmable reference divider. Data is shifted in MSB first.

Functional Description (Continued)

PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for IF counter and 11 for RF counter) data is transferred from the 22-bit shift register into a 4-bit or 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below. For the IF N counter bits 5, 6, and 7 are don't care bits. The RF N counter does not have don't care bits.



IF

7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

RF

Divide	Ν	Ν	Ν	Ν	Ν	Ν	Ν
Ratio	7	6	5	4	3	2	1
A							
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1
Neter Di	ينظم م	ation () to 1	27			

N 7	N 6	N 5	N 4	N 3	N 2	N 1
Х	Х	Х	0	0	0	0
Х	Х	Х	0	0	0	1
•	•	•	•	•	•	٠
Х	Х	Х	1	1	1	1
	7 X X •	7 6 X X X X • •	7 6 5 X X X X X X • • •	7 6 5 4 X X X 0 X X X 0 • • • •	7 6 5 4 3 X X X 0 0 X X X 0 0 • • • • •	7 6 5 4 3 2 X X X 0 0 0 X X X 0 0 0 X X X 0 0 0 • • • • • •

Notes: Divide ratio: 0 to 127 $B \ge A$

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

						'					
Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)

PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P x B) + A] x f_{OSC}/R$

 f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)

B≥A

- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter

 $(0 \leq A \leq 127 \ \{RF\}, \ 0 \leq A \leq 15 \ \{IF\}, \ A \leq B)$

 f_{OSC} : Output frequency of the external reference frequency oscillator

- R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
- P: Preset modulus of dual modulus prescaler (for **IF** ; P = 8 or 16; for **RF** ; LMX2330L: P = 32 or 64 LMX2331L/32L: P = 64 or 128)

Functional Description (Continued)

PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16–R20 including the phase detector polarity, charge pump TRI-STATE and the output of the F_oLD pin. The prescaler and powerdown modes are selected with bits N19 and N20. The programmable modes are shown in *Table 1*. Truth table for the programmable modes and F_oLD output are shown in *Table 2* and *Table 3*.

	TABLE 1. Programmable Modes											
C1	C2	R16	R17	R18	R19	R20						
0	0	IF Phase	IF I _{CPo}	IF D _o	IF LD	IF F _o						
		Detector Polarity		TRI-STATE	E							
0	1	RF Phase	RF I _{CPo}	RF D _o	RF LD	RF F _o						
		Detector Polarity		TRI-STATE	E							
		C1 C2	NIO		NOO							

C1	C2	N19	N20
1	0	IF Prescaler	Pwdn IF
1	1	RF Prescaler	Pwdn RF

TABLE 2. Mode Select Truth Table

	Phase Detector Polarity	D _o TRI-STATE	I _{CPo}	IF	2330L RF	2331L/32L RF	Pwdn
	(Note 11)	(Note 9)	(Note 10)	Prescaler	Prescaler	Prescaler	(Note 9)
0	Negative	Normal Operation	LOW	8/9	32/33	64/65	Pwrd Up
1	Positive	TRI-STATE	HIGH	16/17	64/65	128/129	Pwrd Dn


Note 9: Refer to POWERDOWN OPERATION in Functional Description.

Note 10: The I $_{CPo}$ LOW current state = 1/4 x I $_{CPo}$ HIGH current.

Note 11: PHASE DETECTOR POLARITY

Depending upon VCO characteristics, R16 bit should be set accordingly: (see figure right) When VCO characteristics are positive like (1), R16 should be set HIGH; When VCO characteristics are negative like (2), R16 should be set LOW.





Functional Description (Continued)

TABLE 3. The F _o LD (Pin 10) Output Truth Table	TABLE 3.	The F _o LD	(Pin 10)	Output	Truth Table
--	----------	-----------------------	----------	--------	--------------------

F _o Output State	IF R[20]	RF R[20]	IF R[19]	RF R[19]
	(IF F _o)	(RF F _o)	(IF LD)	(RF LD)
Disabled (Note 12)	0	0	0	0
IF Lock Detect (Note 13)	0	0	1	0
RF Lock Detect (Note 13)	0	0	0	1
RF/IF Lock Detect (Note 13)	0	0	1	1
IF Reference Divider Output	1	0	0	Х
RF Reference Divider Output	0	1	0	Х
IF Programmable Divider Output	1	0	1	Х
RF Programmable Divider Output	0	1	1	Х
Fastlock (Note 14)	1	1	0	0
IF Counter Reset (Note 15)	1	1	1	0
RF Counter Reset (Note 15)	1	1	0	1
IF and RF Counter Reset (Note 1	1	1	1	1

X = don't care condition

Note 12: When the FoLD output is disabled, it is actively pulled to a low logic state.

Note 13: Lock detect output provided to indicate when the VCO frequency is in "lock." When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF/IF lock detect mode a locked condition is indicated when RF and IF are both locked.

Note 14: The Fastlock mode utilizes the F_oLD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's lcpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).

Note 15: The IF Counter Reset mode resets IF PLL's R and N counters and brings IF charge pump output to a TRI-STATE condition. The RF Counter Reset mode resets RF PLL's R and N counters and brings RF charge pump output to a TRI-STATE condition. The IF and RF Counter Reset mode resets all counters and brings both charge pump outputs to a TRI-STATE condition. Upon removal of the Reset bits then N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle.)

POWERDOWN OPERATION

Synchronous and asynchronous powerdown modes are both available by MICROWIRE selection. Synchronously powerdown occurs if the respective loop's R18 bit (Do TRI-STATE) is LOW when its N20 bit (Pwdn) becomes HI. Asynchronous powerdown occurs if the loop's R18 bit is HI when its N20 bit becomes HI.

In the synchronous powerdown mode, the powerdown function is gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program bit N20 is loaded, the part will go into powerdown mode when the charge pump reaches a TRI-STATE condition.


In the asynchronous powerdown mode, the device powers down immediately after the LE pin latches in a HI condition on the powerdown bit N20.


Activation of either the IF or RF PLL powerdown conditions in either synchronous or asynchronous modes forces the respective loop's R and N dividers to their load state condition and debiasing of its respective $f_{\rm IN}$ input to a high impedance state. The oscillator circuitry function does not become disabled until both IF and RF powerdown bits are activated. The MICROWIRE control register remains active and capable of loading and latching data during all of the powerdown modes.

The device returns to an actively powered up condition in either synchronous or asynchronous modes immediately upon LE latching LOW data into bit N20.

Powerdown Mode Select Table


R18	N20	Powerdown Status
0	0	PLL Active
1	0	PLL Active (Charge Pump Output TRI-STATE)
0	1	Synchronous Powerdown Initiated
1	1	Asynchronous Powerdown Initiated





Application Information


A block diagram of the basic phase locked loop is shown in Figure 1.





LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain (K ϕ), the VCO gain (K_{VCO}/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in *Equation (1)*.



The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, $\omega,$ the filter time constants T1 and T2, and the design constants $K_{\varphi}, K_{\rm VCO},$ and N.

$$G(s) \bullet H(s)|_{s=j \bullet \omega} = \frac{-K_{\phi} \bullet K_{VCO} (1 + j\omega \bullet T2)}{\omega^2 C 1 \bullet N (1 + j\omega \bullet T1)} \bullet \frac{T1}{T2}$$
(4)

From *Equations (2), (3)* we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in *Equation (5)*.

 $\varphi(\omega) = \tan^{-1} (\omega \bullet T2) - \tan^{-1} (\omega \bullet T1) + 180^{\circ} \qquad (5)$ A plot of the magnitude and phase of G(s)H(s) for a stable loop, is shown in *Figure 4* with a solid trace. The parameter ϕ_p shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.

If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase Equation (4) and Equation (5) will have to compensate by the corresponding "1/w" or "1/w2" factor. Examination of equations Equations (2), (3) and Equation (5) indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2wp. K _{vco}, K ϕ , N, or the net product of these terms can be changed by a factor of 4, to counteract the w² term present in the denominator of Equation (2) and Equation (3). The Ko term was chosen to complete the transformation because it can readily be

Application Information (Continued)

switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.






FIGURE 4. Open Loop Response Bode Plot

FASTLOCK CIRCUIT IMPLEMENTATION

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233XL PLL is shown in *Figure 5*. When a new frequency is loaded, and the RF lcp_o bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second iden-

tical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF lcp_o bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge purp output. This creates a nearly seamless change between Fastlock and standard mode.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications