

# LMX2330A/LMX2331A/LMX2332A PLLatinum™ Dual Frequency Synthesizer for RF Personal Communications

**LMX2330A** 2.5 GHz/510 MHz

**LMX2331A** 2.0 GHz/510 MHz

**LMX2332A** 1.2 GHz/510 MHz

## General Description

The LMX233xA family of monolithic, integrated dual frequency synthesizers, including prescalers, is to be used as a local oscillator for RF and first IF of a dual conversion transceiver. It is fabricated using National's ABiC IV silicon BiCMOS process.

The LMX233xA contains dual modulus prescalers. A 64/65 or a 128/129 prescaler (32/33 or 64/65 in the 2.5 GHz LMX2330A) can be selected for the RF synthesizer and a 8/9 or a 16/17 prescaler can be selected for the IF synthesizer. LMX233xA, which employs a digital phase locked loop technique, combined with a high quality reference oscillator and loop filters, provides the tuning voltages for voltage controlled oscillators to generate very stable low noise RF and IF local oscillator signals. Serial data is transferred into the LMX233xA via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX233xA family features very low current consumption; LMX2330A—13 mA at 3V, LMX2331A—12 mA at 3V, LMX2332A—8 mA at 3V.

The LMX233xA are available in a TSSOP 20-pin surface mount plastic package.

## Features


- 2.7V to 5.5V operation
- Low current consumption
- Selectable powerdown mode:  
 $I_{CC} = 1 \mu A$  typical at 3V
- Dual modulus prescaler:
 

LMX2330A	(RF) 32/33 or 64/65
LMX2331A/32A	(RF) 64/65 or 128/129
LMX2330A/31A/32A	(IF) 8/9 or 16/17
- Selectable charge pump TRI-STATE® mode
- Selectable Fastlock™ mode
- Small outline, plastic, surface mount TSSOP 0.173" wide package

## Applications

- Portable Wireless Communications (PCS/PCN, cordless)
- Cordless and cellular telephone systems
- Wireless Local Area Networks (WLANs)
- Cable TV tuners (CATV)
- Other wireless communication systems

## Functional Block Diagram




TL/W/12331-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
 Fastlock™, MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation.

## Connection Diagram

Thin Shrink Small Outline Package (TM)




TL/W/12331-2

Order Number LMX2330ATM, LMX2331ATM or LMX2332ATM  
NS Package Number MTC20

## Pin Description

Pin No.	Pin Name	I/O	Description
1	V <sub>CC1</sub>	—	Power supply voltage input for RF analog and RF digital circuits. Input may range from 2.7V to 5.5V. V <sub>CC1</sub> must equal V <sub>CC2</sub> . Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
2	V <sub>P1</sub>	—	Power Supply for RF charge pump. Must be $\geq V_{CC}$ .
3	D <sub>O</sub> RF	O	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.
4	GND	—	Ground for RF digital circuitry.
5	f <sub>IN</sub> RF	I	RF prescaler input. Small signal input from the VCO.
6	f <sub>IN</sub> RF	I	RF prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with some loss of sensitivity.
7	GND	—	Ground for RF analog circuitry.
8	OSC <sub>in</sub>	I	Oscillator input. The input has a V <sub>CC</sub> /2 input threshold and can be driven from an external CMOS or TTL logic gate.
9	GND	—	Ground for IF digital, MICROWIRE™, F <sub>OLD</sub> , and oscillator circuits.
10	F <sub>OLD</sub>	O	Multiplexed output of the RF/IF programmable or reference dividers, RF/IF lock detect signals and Fastlock mode. CMOS output ( <i>see Programmable Modes</i> ).
11	Clock	I	High impedance CMOS Clock input. Data for the various counters is clocked in on the rising edge, into the 22-bit shift register.
12	Data	I	Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input.
13	LE	I	Load enable high impedance CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent).
14	GND	—	Ground for IF analog circuitry.
15	f <sub>IN</sub> IF	I	IF prescaler complementary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with some loss of sensitivity.
16	f <sub>IN</sub> IF	I	IF prescaler input. Small signal input from the VCO.
17	GND	—	Ground for IF digital, MICROWIRE™, F <sub>OLD</sub> , and oscillator circuits.
18	D <sub>O</sub> IF	O	IF charge pump output. For connection to a loop filter for driving the input of an external VCO.
19	V <sub>P2</sub>	—	Power Supply for IF charge pump. Must be $\geq V_{CC}$ .
20	V <sub>CC2</sub>	—	Power supply voltage input for IF analog, IF digital, MICROWIRE™, F <sub>OLD</sub> , and oscillator circuits. Input may range from 2.7V to 5.5V. V <sub>CC2</sub> must equal V <sub>CC1</sub> . Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.

## Block Diagram



TL/W/12331-27

**Note 1:** The RF prescaler for the LM2331A/32A is either 64/65 or 128/129, while the prescaler for the LM2330A is 32/33 or 64/65.

**Note 2:** VCC1 supplies power to the RF prescaler, N-counter, R-counter and phase detector. VCC2 supplies power to the IF prescaler, N-counter, phase detector, R-counter along with the OSCin buffer, MICROWIRE™, and F0LD. VCC1 and VCC2 are clamped to each other by diodes and must be run at the same voltage level.

**Note 3:** VP1 and VP2 can be run separately as long as VP ≥ VCC.

## Absolute Maximum Ratings (1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage

$V_{CC}$   $-0.3V$  to  $+6.5V$   
 $V_P$   $-0.3V$  to  $+6.5V$

Voltage on Any Pin

with GND =  $0V$  ( $V_I$ )  $-0.3V$  to  $V_{CC} + 0.3V$

Storage Temperature Range ( $T_S$ )  $-65^\circ C$  to  $+150^\circ C$

Lead Temperature (solder 4 sec.) ( $T_L$ )  $+260^\circ C$

## Recommended Operating Conditions

Power Supply Voltage

$V_{CC}$   $2.7V$  to  $5.5V$   
 $V_P$   $V_{CC}$  to  $+5.5V$

Operating Temperature ( $T_A$ )

$-40^\circ C$  to  $+85^\circ C$

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

**Note 2:** This device is a high performance RF integrated circuit with an ESD rating  $<2$  keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected workstations.

## Electrical Characteristics $V_{CC} = 3.0V$ , $V_P = 3.0V$ ; $-40^\circ C < T_A < 85^\circ C$ , except as specified

Symbol	Parameter		Conditions	Value			Units
				Min	Typ	Max	
$I_{CC}$	Power Supply Current	LMX2330A RF + IF	$V_{CC} = 2.7V$ to $5.5V$		13	16.5	mA
		LMX2330A RF Only			10	13	
		LMX2331A RF + IF			12	15.5	
		LMX2331A RF Only			9	12	
		LMX2332A IF + RF			8	10.5	
		LMX2332A RF Only			5	7	
		LMX233XA IF Only			3	3.5	
$I_{CC-PWDN}$	Powerdown Current				1	25	$\mu A$
$f_{IN\ RF}$	Operating Frequency	LMX2330A		0.5		2.5	GHz
		LMX2331A		0.2		2.0	
		LMX2332A		0.1		1.2	
$f_{IN\ IF}$	Operating Frequency	LMX233XA		45		510	MHz
$f_{OSC}$	Oscillator Frequency			5		40	MHz
$f_\phi$	Phase Detector Frequency					10	MHz
$P_{f_{IN\ RF}}$	RF Input Sensitivity		$V_{CC} = 3.0V$	-15		+4	dBm
			$V_{CC} = 5.0V$	-10		+4	dBm
$P_{f_{IN\ IF}}$	IF Input Sensitivity		$V_{CC} = 2.7V$ to $5.5V$	-10		+4	dBm
$V_{OSC}$	Oscillator Sensitivity		$OSC_{in}$	0.5			$V_{PP}$
$V_{IH}$	High-Level Input Voltage		*	$0.8 V_{CC}$			V
$V_{IL}$	Low-Level Input Voltage		*			$0.2 V_{CC}$	V
$I_{IH}$	High-Level Input Current		$V_{IH} = V_{CC} = 5.5V^*$	-1.0		1.0	$\mu A$
$I_{IL}$	Low-Level Input Current		$V_{IL} = 0V$ , $V_{CC} = 5.5V^*$	-1.0		1.0	$\mu A$
$I_{IH}$	Oscillator Input Current		$V_{IH} = V_{CC} = 5.5V$			100	$\mu A$
$I_{IL}$	Oscillator Input Current		$V_{IL} = 0V$ , $V_{CC} = 5.5V$	-100			$\mu A$
$V_{OH}$	High-Level Output Voltage		$I_{OH} = -500 \mu A$	$V_{CC} - 0.4$			V
$V_{OL}$	Low-Level Output Voltage		$I_{OL} = 500 \mu A$			0.4	V
$t_{CS}$	Data to Clock Set Up Time		See Data Input Timing	50			ns
$t_{CH}$	Data to Clock Hold Time		See Data Input Timing	10			ns
$t_{CWH}$	Clock Pulse Width High		See Data Input Timing	50			ns
$t_{CWL}$	Clock Pulse Width Low		See Data Input Timing	50			ns
$t_{ES}$	Clock to Load Enable Set Up Time		See Data Input Timing	50			ns
$t_{EW}$	Load Enable Pulse Width		See Data Input Timing	50			ns

\*Clock, Data and LE. Does not include  $f_{IN\ RF}$ ,  $f_{IN\ IF}$  and  $OSC_{IN}$ .


## Charge Pump Characteristics $V_{CC} = 3.0V$ , $V_P = 3.0V$ ; $-40^{\circ}C < T_A < 85^{\circ}C$ , except as specified

Symbol	Parameter	Conditions	Value			Units
			Min	Typ	Max	
$I_{D0-SOURCE}$	Charge Pump Output Current	$V_{D0} = V_P/2$ , $I_{CP0} = HIGH^{**}$		-4.5		mA
$I_{D0-SINK}$		$V_{D0} = V_P/2$ , $I_{CP0} = HIGH^{**}$		4.5		mA
$I_{D0-SOURCE}$		$V_{D0} = V_P/2$ , $I_{CP0} = LOW^{**}$		-1.125		mA
$I_{D0-SINK}$		$V_{D0} = V_P/2$ , $I_{CP0} = LOW^{**}$		1.125		mA
$I_{D0-TRI}$	Charge Pump TRI-STATE Current	$0.5V \leq V_{D0} \leq V_P - 0.5V$ $-40^{\circ}C < T_A < 85^{\circ}C$	-2.5		2.5	nA
$I_{D0-SINK}$ vs $I_{D0-SOURCE}$	CP Sink vs Source Mismatch (Note 2)	$V_{D0} = V_P/2$ $T_A = 25^{\circ}C$		3	10	%
$I_{D0}$ vs $V_{D0}$	CP Current vs Voltage (Note 1)	$0.5 \leq V_{D0} \leq V_P - 0.5V$ $T_A = 25^{\circ}C$		10	15	%
$I_{D0}$ vs $T_A$	CP Current vs Temperature (Note 3)	$V_{D0} = V_P/2$ $-40^{\circ}C < T_A < 85^{\circ}C$		10		%

\*\* See PROGRAMMABLE MODES for  $I_{CP0}$  description.

Notes 1, 2, 3: See charge pump current specification definitions below.

## Charge Pump Current Specification Definitions



TL/W/12331-25

I1 = CP sink current at  $V_{D0} = V_P - \Delta V$

I2 = CP sink current at  $V_{D0} = V_P/2$

I3 = CP sink current at  $V_{D0} = \Delta V$

I4 = CP source current at  $V_{D0} = V_P - \Delta V$

I5 = CP source current at  $V_{D0} = V_P/2$

I6 = CP source current at  $V_{D0} = \Delta V$

$\Delta V$  = Voltage offset from positive and negative rails. Dependent on VCO tuning range relative to  $V_{CC}$  and ground. Typical values are between 0.5V and 1.0V.

1.  $I_{D0}$  vs  $V_{D0}$  = Charge Pump Output Current magnitude variation vs Voltage =  

$$\left[ \frac{1}{2} * \frac{|I1| - |I3|}{|I1| + |I3|} * 100\% \right] \text{ and } \left[ \frac{1}{2} * \frac{|I4| - |I6|}{|I4| + |I6|} * 100\% \right]$$


2.  $I_{D0-sink}$  vs  $I_{D0-source}$  = Charge Pump Output Current Sink vs Source Mismatch =  

$$\left[ \frac{|I2| - |I5|}{|I2| + |I5|} * 100\% \right]$$

3.  $I_{D0}$  vs  $T_A$  = Charge Pump Output Current magnitude variation vs Temperature =  

$$\left[ \frac{|I2 @ temp| - |I2 @ 25^{\circ}C|}{|I2 @ 25^{\circ}C|} * 100\% \right] \text{ and } \left[ \frac{|I5 @ temp| - |I5 @ 25^{\circ}C|}{|I5 @ 25^{\circ}C|} * 100\% \right]$$

## RF Sensitivity Test Block Diagram




Note 1: N = 10,000 R = 50 P = 64


Note 2: Sensitivity limit is reached when the error of the divided RF output, F<sub>o</sub>LD, is ≥ 1 Hz.

TL/W/12331-28


## Typical Performance Characteristics




TL/W/12331-31



TL/W/12331-32




TL/W/12331-33




TL/W/12331-4

## Typical Performance Characteristics (Continued)


**Charge Pump Current vs  $D_O$  Voltage**  
 $I_{CP} = \text{HIGH}$




**Charge Pump Current vs  $D_O$  Voltage**  
 $I_{CP} = \text{LOW}$




**Charge Pump Current Variation**  
(See Note 1 under Charge Pump Current Specification Definitions)



**Sink vs Source Mismatch**  
(See Note 2 under Charge Pump Current Specification Definitions)




**RF Input Impedance**  
 $V_{CC} = 2.7V \text{ to } 5.5V, f_{IN} = 50 \text{ MHz to } 3 \text{ GHz}$



Marker 1 = 1 GHz, Real = 101, Imag. = -144  
Marker 2 = 2 GHz, Real = 37, Imag. = -54  
Marker 3 = 3 GHz, Real = 22, Imag. = -2  
Marker 4 = 500 MHz, Real = 209, Imag. = -232


**IF Input Impedance**  
 $V_{CC} = 2.7V \text{ to } 5.5V, f_{IN} = 10 \text{ MHz to } 1000 \text{ MHz}$



Marker 1 = 100 MHz, Real = 589, Imag. = -209  
Marker 2 = 200 MHz, Real = 440, Imag. = -286  
Marker 3 = 300 MHz, Real = 326, Imag. = -287  
Marker 4 = 500 MHz, Real = 202, Imag. = -234


## Typical Performance Characteristics (Continued)

**LMX2330A RF Sensitivity vs Frequency**




TL/W/12331-40

**LMX2331A RF Sensitivity vs Frequency**




TL/W/12331-41

**LMX2332A RF Sensitivity vs Frequency**




TL/W/12331-42

**IF Input Sensitivity vs Frequency**



TL/W/12331-43

**Oscillator Input Sensitivity vs Frequency**




TL/W/12331-44



The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and the 15- and 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:


Control Bits		DATA Location
C1	C2	
0	0	IF R Counter
0	1	RF R Counter
1	0	IF N Counter
1	1	RF N Counter



TL/W/12331-1

### PROGRAMMABLE REFERENCE DIVIDERS (IF AND RF R COUNTERS)

If the Control Bits are 00 or 01 (00 for IF and 01 for RF) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.



TL/W/12331-14

### 15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

[illegible]

**Notes:** Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 32767


R1 to R15: These bits select the divide ratio of the programmable reference divider.

Data is shifted in MSB first.

## Functional Description (Continued)

### PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for IF counter and 11 for RF counter) data is transferred from the 22-bit shift register into a 4-bit or 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below. **For the IF N counter bits 5, 6, and 7 are don't care bits.** The RF N counter does not have don't care bits.



TL/W/12331-15

### 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

Divide Ratio A	RF						
	N 7	N 6	N 5	N 4	N 3	N 2	N 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Notes: Divide ratio: 0 to 127  
B ≥ A

Divide Ratio A	IF						
	N 7	N 6	N 5	N 4	N 3	N 2	N 1
0	X	X	X	0	0	0	0
1	X	X	X	0	0	0	1
•	•	•	•	•	•	•	•
15	X	X	X	1	1	1	1

X = DON'T CARE condition

### 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)  
B ≥ A

### PULSE SWALLOW FUNCTION

$$f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$$

$f_{VCO}$ : Output frequency of external voltage controlled oscillator (VCO)

B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)

A: Preset divide ratio of binary 7-bit swallow counter  
( $0 \leq A \leq 127$  {RF},  $0 \leq A \leq 15$  {IF},  $A \leq B$ )

$f_{OSC}$ : Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)

P: Preset modulus of dual modulus prescaler (for IF; P = 8 or 16;  
for RF; LMX2330A: P = 32 or 64 LMX2331A/32A: P = 64 or 128)

## Functional Description (Continued)

### PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16–R20 including the phase detector polarity, charge pump TRI-STATE and the output of the F<sub>o</sub>LD pin. The prescaler and powerdown modes are selected with bits N19 and N20. The programmable modes are shown in Table I. Truth table for the programmable modes and F<sub>o</sub>LD output are shown in Table II and Table III.

**TABLE I. Programmable Modes**

C1	C2	R16	R17	R18	R19	R20
0	0	IF Phase Detector Polarity	IF I <sub>CPo</sub>	IF D <sub>o</sub> TRI-STATE	IF LD	IF F <sub>o</sub>
0	1	RF Phase Detector Polarity	RF I <sub>CPo</sub>	RF D <sub>o</sub> TRI-STATE	RF LD	RF F <sub>o</sub>

C1	C2	N19	N20
1	0	IF Prescaler	Pwdn IF
1	1	RF Prescaler	Pwdn RF

**TABLE II. Mode Select Truth Table**

	Phase Detector Polarity	D <sub>o</sub> TRI-STATE	I <sub>CPo</sub> (Note 1)	IF Prescaler	2330A RF Prescaler	2331A/32A RF Prescaler	Pwdn (Note 2)
0	Negative	Normal Operation	LOW	8/9	32/33	64/65	PwrD Up
1	Positive	TRI-STATE	HIGH	16/17	64/65	128/129	PwrD Dn

**Note 1:** The I<sub>CPo</sub> LOW current state =  $1/4 \times I_{CPo}$  HIGH current.

**Note 2:** Activation of the IF PLL or RF PLL powerdown modes result in the disabling of the respective N counter divider and debiasing of its respective f<sub>IN</sub> inputs (to a high impedance state). The powerdown function is gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program mode is loaded, the part will go into powerdown mode when the charge pump reaches a TRI-STATE condition. The R counter functionality does not become disabled until *both* IF and RF powerdown bits are activated. The MICROWIRE™ control register remains active and capable of loading and latching data during all of the powerdown modes.

**TABLE III. The F<sub>o</sub>LD (Pin 10) Output Truth Table**

RF R[19] (RF LD)	IF R[19] (IF LD)	RF R[20] (RF F <sub>o</sub> )	IF R[20] (IF F <sub>o</sub> )	F <sub>o</sub> Output State
0	0	0	0	Disabled (Note 1)
0	1	0	0	IF Lock Detect (Note 2)
1	0	0	0	RF Lock Detect (Note 2)
1	1	0	0	RF/IF Lock Detect (Note 2)
X	0	0	1	IF Reference Divider Output
X	0	1	0	RF Reference Divider Output
X	1	0	1	IF Programmable Divider Output
X	1	1	0	RF Programmable Divider Output
0	0	1	1	Fastlock (Note 3)
0	1	1	1	For Internal Use Only
1	0	1	1	For Internal Use Only
1	1	1	1	Counter Reset (Note 4)

X = don't care condition

**Note 1:** When the F<sub>o</sub>LD output is disabled, it is actively pulled to a low logic state.

**Note 2:** Lock detect output provided to indicate when the VCO frequency is in "lock." When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF/IF lock detect mode a locked condition is indicated when RF and IF are both locked.

**Note 3:** The Fastlock mode utilizes the F<sub>o</sub>LD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's I<sub>cpo</sub> magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).

**Note 4:** The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits then N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle.) If the Reset bits are activated the R counter is also forced to Reset, allowing smooth acquisition upon powering up.


## Functional Description (Continued)

### PHASE DETECTOR POLARITY

Depending upon VCO characteristics, R16 bit should be set accordingly: (see figure right)


When VCO characteristics are positive like (1), R16 should be set HIGH;

When VCO characteristics are negative like (2), R16 should be set LOW.



TL/W/12331-16

### SERIAL DATA INPUT TIMING



TL/W/12331-17


**Notes:** Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.

**Test Conditions:** The Serial Data Input Timing is tested using a symmetrical waveform around  $V_{CC}/2$ . The test waveform has an edge rate of 0.6V/ns with amplitudes of 2.2V @  $V_{CC} = 2.7V$  and 2.6V @  $V_{CC} = 5.5V$ .

### PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS




TL/W/12331-18

**Notes:** Phase difference detection range:  $-2\pi$  to  $+2\pi$

The minimum width pump up and pump down current pulses occur at the  $D_o$  pin when the loop is locked.

R16 = HIGH


## Typical Application Example



### Operational Notes:

- \* VCO is assumed AC coupled.
- \*\*  $R_{IN}$  increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10Ω to 200Ω depending on the VCO power level.  $f_{IN}$  RF impedance ranges from 40Ω to 100Ω.  $f_{IN}$  IF impedances are higher.
- \*\*\* 50Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required.  $OSC_{in}$  may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)
- \*\*\*\* Adding RC filters to the  $V_{CC}$  line is recommended to reduce loop-to-loop noise coupling.

TL/W/12331-19



TL/W/12331-20

Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.  
This is an electrostatic sensitive device. It should be handled only at static free work stations.

## Application Information

A block diagram of the basic phase locked loop is shown in *Figure 1*.




FIGURE 1. Basic Charge Pump Phase Locked Loop

TL/W/12331-21

### LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain ( $K_\phi$ ), the VCO gain ( $K_{VCO}/s$ ), and the loop filter gain  $Z(s)$  divided by the gain of the feedback counter modulus ( $N$ ). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in equation 2.




FIGURE 2. PLL Linear Model




FIGURE 3. Passive Loop Filter

$$\text{Open loop gain} = H(s) G(s) = \Theta_i / \Theta_e = K_\phi Z(s) K_{VCO} / Ns \quad (1)$$

$$Z(s) = \frac{s(C2 \cdot R2) + 1}{s^2(C1 \cdot C2 \cdot R2) + sC1 + sC2} \quad (2)$$

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \cdot \frac{C1 \cdot C2}{C1 + C2} \quad (3a)$$

and

$$T2 = R2 \cdot C2 \quad (3b)$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency,  $\omega$ , the filter time constants  $T1$  and  $T2$ , and the design constants  $K_\phi$ ,  $K_{VCO}$ , and  $N$ .

$$G(s) \cdot H(s)|_s = j \cdot \omega = \frac{-K_\phi \cdot K_{VCO} (1 + j\omega \cdot T2) \cdot T1}{\omega^2 C1 \cdot N(1 + j\omega \cdot T1)} \cdot \frac{T1}{T2} \quad (4)$$


From equation 3 we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in equation 5.

$$\phi(\omega) = \tan^{-1}(\omega \cdot T2) - \tan^{-1}(\omega \cdot T1) + 180^\circ \quad (5)$$

A plot of the magnitude and phase of  $G(s)H(s)$  for a stable loop, is shown in *Figure 4* with a solid trace. The parameter  $\phi_p$  shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency  $\omega_p$  of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.

If we were now to redefine the cut off frequency,  $\omega_p'$ , as double the frequency which gave us our original loop bandwidth,  $\omega_p$ , the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase—just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of *Figure 4* over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase equations 4 and 5 will have to compensate by the corresponding “ $1/\omega$ ” or “ $1/\omega^2$ ” factor. Examination of equations 3 and 5 indicates the damping resistor variable  $R2$  could be chosen to compensate the “ $\omega$ ” terms for the phase margin. This implies that another resistor of equal value to  $R2$  will need to be switched in parallel with  $R2$  during the initial lock period. We must also insure that the magnitude of the open loop gain,  $H(s)G(s)$  is equal to zero at  $\omega_p' = 2\omega_p$ .  $K_{VCO}$ ,  $K_\phi$ ,  $N$ , or the net product of these terms can be changed by a factor of 4, to counteract the  $\omega^2$  term present in the denominator of equation 3. The  $K_\phi$  term was chosen to complete the transformation because it can readily be switch between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.

## Application Information (Continued)




TL/W/12331-29

FIGURE 4. Open Loop Response Bode Plot

### FASTLOCK CIRCUIT IMPLEMENTATION

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233xA PLL is shown in Figure 5. When a new frequency is loaded, and the RF lcp<sub>0</sub> bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately,

the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF lcp<sub>0</sub> bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.



TL/W/12331-30

FIGURE 5. Fastlock PLL Architecture

**Physical Dimensions** inches (millimeters) unless otherwise noted