N *ational* **S** *emiconductor*

LMC6462 Dual/LMC6464 Quad Micropower, Rail-to-Rail Input and Output CMOS Operational Amplifier

General Description

The LMC6462/4 is a micropower version of the popular LMC6482/4, combining Rail-to-Rail Input and Output Range with very low power consumption.

The LMC6462/4 provides an input common-mode voltage range that exceeds both rails. The rail-to-rail output swing of the amplifier, guaranteed for loads down to 25 kΩ, assures maximum dynamic sigal range. This rail-to-rail performance of the amplifier, combined with its high voltage gain makes it unique among rail-to-rail amplifiers. The LMC6462/4 is an excellent upgrade for circuits using limited common-mode range amplifiers.

The LMC6462/4, with guaranteed specifications at 3V and 5V, is especially well-suited for low voltage applications. A quiescent power consumption of 60 μW per amplifier (at V_S = 3V) can extend the useful life of battery operated systems. The amplifier's 150 fA input current, low offset voltage of 0.25 mV, and 85 dB CMRR maintain accuracy in battery-powered systems.

Features (Typical unless otherwise noted)

- Ultra Low Supply Current   20 μA/Amplifier
- Guaranteed Characteristics at 3V and 5V
- Rail-to-Rail Input Common-Mode Voltage Range
- Rail-to-Rail Output Swing
  (within 10 mV of rail, V_S = 5V and R_L = 25 kΩ)
- Low Input Current   150 fA
- Low Input Offset Voltage   0.25 mV

Applications

- Battery Operated Circuits
- Transducer Interface Circuits
- Portable Communication Devices
- Medical Applications
- Battery Monitoring

Connection Diagrams

8-Pin DIP/SO

TL/H/12051−1

Top View

14-Pin DIP/SO

TL/H/12051−2

Top View

Ordering Information

Package	Temperature Range		NSC Drawing	Transport Media
	Military −55°C to +125°C	Industrial −40°C to +85°C		
8-Pin Molded DIP	LMC6462AMN	LMC6462AIN, LMC6462BIN	N08E	Rails
8-Pin SO-8		LMC6462AIM, LMC6462BIM	M08A	Rails
		LMC6462AIMX, LMC6462BIMX	M08A	Tape and Reel
14-Pin Molded DIP	LMC6464AMN	LMC6464AIN, LMC6464BIN	N14A	Rails
14-Pin SO-14		LMC6464AIM, LMC6464BIM	M14A	Rails
		LMC6464AIMX, LMC6464BIMX	M14A	Tape and Reel

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2.0 kV
Differential Input Voltage	$\pm$ Supply Voltage
Voltage at Input/Output Pin	$(V^+) + 0.3V, (V^-) - 0.3V$
Supply Voltage $(V^+ - V^-)$	16V
Current at Input Pin (Note 12)	$\pm$ 5 mA
Current at Output Pin (Notes 3, 8)	$\pm$ 30 mA
Current at Power Supply Pin	40 mA
Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to $+150$°C
Junction Temperature (Note 4)	150°C

Operating Ratings (Note 1)

Supply Voltage	$3.0V \leq V^+ \leq 15.5V$
Junction Temperature Range	
LMC6462AM, LMC6464AM	-55°C $\leq T_J \leq +125$°C
LMC6462AI, LMC6464AI	-40°C $\leq T_J \leq +85$°C
LMC6462BI, LMC6464BI	-40°C $\leq T_J \leq +85$°C
Thermal Resistance (θ_{JA})	
N Package, 8-Pin Molded DIP	115°C/W
M Package, 8-Pin Surface Mount	193°C/W
N Package, 14-Pin Molded DIP	81°C/W
M Package, 14-Pin Surface Mount	126°C/W

5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25$°C, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
V_{OS}	Input Offset Voltage		0.25	0.5 **1.2**	3.0 **3.7**	0.5 **1.5**	mV max
TCV_{OS}	Input Offset Voltage Average Drift		1.5				μV/°C
I_B	Input Current	(Note 13)	0.15	**10**	**10**	**200**	pA max
I_{OS}	Input Offset Current	(Note 13)	0.075	**5**	**5**	**100**	pA max
C_{IN}	Common-Mode Input Capacitance		3				pF
R_{IN}	Input Resistance		>10				Tera Ω
CMRR	Common Mode Rejection Ratio	$0V \leq V_{CM} \leq 15.0V$, $V^+ = 15V$	85	70 **67**	65 **62**	70 **65**	dB min
		$0V \leq V_{CM} \leq 5.0V$ $V^+ = 5V$	85	70 **67**	65 **62**	70 **65**	
$+$PSRR	Positive Power Supply Rejection Ratio	$5V \leq V^+ \leq 15V$, $V^- = 0V$, $V_O = 2.5V$	85	70 **67**	65 **62**	70 **65**	dB min
$-$PSRR	Negative Power Supply Rejection Ratio	$-5V \leq V^- \leq -15V$, $V^+ = 0V$, $V_O = -2.5V$	85	70 **67**	65 **62**	70 **65**	dB min
V_{CM}	Input Common-Mode Voltage Range	$V^+ = 5V$ For CMRR $\geq$ 50 dB	-0.2	-0.10 **0.00**	-0.10 **0.00**	-0.10 **0.00**	V max
			5.30	5.25 **5.00**	5.25 **5.00**	5.25 **5.00**	V min
		$V^+ = 15V$ For CMRR $\geq$ 50 dB	-0.2	-0.15 **0.00**	-0.15 **0.00**	-0.15 **0.00**	V max
			15.30	15.25 **15.00**	15.25 **15.00**	15.25 **15.00**	V min

5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M$. **Boldface** limits apply at the temperature extremes. (Continued)

Symbol	Parameter	Conditions		Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
A_V	Large Signal Voltage Gain	$R_L = 100\ k\Omega$ (Note 7)	Sourcing	3000				V/mV min
			Sinking	400				V/mV min
		$R_L = 25\ k\Omega$ (Note 7)	Sourcing	2500				V/mV min
			Sinking	200				V/mV min
V_O	Output Swing	$V^+ = 5V$ $R_L = 100\ k\Omega$ to $V^+/2$		4.995	4.990 **4.980**	4.950 **4.925**	4.990 **4.970**	V min
				0.005	0.010 **0.020**	0.050 **0.075**	0.010 **0.030**	V max
		$V^+ = 5V$ $R_L = 25\ k\Omega$ to $V^+/2$		4.990	4.975 **4.965**	4.950 **4.850**	4.975 **4.955**	V min
				0.010	0.020 **0.035**	0.050 **0.150**	0.020 **0.045**	V max
		$V^+ = 15V$ $R_L = 100\ k\Omega$ to $V^+/2$		14.990	14.975 **14.965**	14.950 **14.925**	14.975 **14.955**	V min
				0.010	0.025 **0.035**	0.050 **0.075**	0.025 **0.050**	V max
		$V^+ = 15V$ $R_L = 25\ k\Omega$ to $V^+/2$		14.965	14.900 **14.850**	14.850 **14.800**	14.900 **14.800**	V min
				0.025	0.050 **0.150**	0.100 **0.200**	0.050 **0.200**	V max
I_{SC}	Output Short Circuit Current $V+ = 5V$	Sourcing, $V_O = 0V$		27	19 **15**	19 **15**	19 **15**	mA min
		Sinking, $V_O = 5V$		27	22 **17**	22 **17**	22 **17**	mA min
I_{SC}	Output Short Circuit Current $V^+ = 15V$	Sourcing, $V_O = 0V$		38	24 **17**	24 **17**	24 **17**	mA min
		Sinking, $V_O = 12V$ (Note 8)		75	55 **45**	55 **45**	55 **45**	mA min
I_S	Supply Current	Dual, LMC6462 $V^+ = +5V$, $V_O = V^+/2$		40	55 **70**	55 **70**	55 **75**	μA max
		Quad, LMC6464 $V^+ = +5V$, $V_O = V^+/2$		80	110 **140**	110 **140**	110 **150**	μA max
		Dual, LMC6462 $V^+ = +15V$, $V_O = V^+/2$		50	60 **70**	60 **70**	60 **75**	μA max
		Quad, LMC6464 $V^+ = +15V$, $V_O = V^+/2$		90	120 **140**	120 **140**	120 **150**	μA max

5V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
SR	Slew Rate	(Note 9)	28	15 **8**	15 **8**	15 **8**	V/ms min
GBW	Gain-Bandwidth Product	$V^+ = 15V$	50				kHz
ϕ_m	Phase Margin		50				Deg
G_m	Gain Margin		15				dB
	Amp-to-Amp Isolation	(Note 10)	130				dB
e_n	Input-Referred Voltage Noise	f = 1 kHz $V_{CM} = 1V$	80				$nV/\sqrt{Hz}$
i_n	Input-Referred Current Noise	f = 1 kHz	0.03				$pA/\sqrt{Hz}$

3V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25°C$, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
V_{OS}	Input Offset Voltage		0.9	2.0 **2.7**	3.0 **3.7**	2.0 **3.0**	mV max
TCV_{OS}	Input Offset Voltage Average Drift		2.0				$\mu V/°C$
I_B	Input Current	(Note 13)	0.15	**10**	**10**	**200**	pA
I_{OS}	Input Offset Current	(Note 13)	0.075	**5**	**5**	**100**	pA
CMRR	Common Mode Rejection Ratio	$0V \leq V_{CM} \leq 3V$	74	60	60	60	dB min
PSRR	Power Supply Rejection Ratio	$3V \leq V^+ \leq 15V$, $V^- = 0V$	80	60	60	60	dB min
V_{CM}	Input Common-Mode Voltage Range	For CMRR $\geq$ 50 dB	−0.10	0.0	0.0	0.0	V max
			3.0	3.0	3.0	3.0	V min
V_O	Output Swing	$R_L = 25\,k\Omega$ to $V^+/2$	2.95	2.9	2.9	2.9	V min
			0.15	0.1	0.1	0.1	V max
I_S	Supply Current	Dual, LMC6462 $V_O = V^+/2$	40	55 **70**	55 **70**	55 **70**	μA
		Quad, LMC6464 $V_O = V^+/2$	80	110 **140**	110 **140**	110 **140**	μA max

3V AC Electrical Characteristics

Unless otherwise specified, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$ and $R_L > 1M$. **Boldface limits** apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6462AI LMC6464AI Limit (Note 6)	LMC6462BI LMC6464BI Limit (Note 6)	LMC6462AM LMC6464AM Limit (Note 6)	Units
SR	Slew Rate	(Note 11)	23				V/ms
GBW	Gain-Bandwidth Product		50				kHz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 kΩ in series with 100 pF. All pins rated per method 3015.6 of MIL-STD-883. This is a class 2 device rating.

Note 3: Applies to both single supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: $V^+ = 15V$, $V_{CM} = 7.5V$ and R_L connected to 7.5V. For Sourcing tests, $7.5V \leq V_O \leq 11.5V$. For Sinking tests, $3.5V \leq V_O \leq 7.5V$.

Note 8: Do not short circuit output to V^+, when V^+ is greater than 13V or reliability will be adversely affected.

Note 9: $V^+ = 15V$. Connected as Voltage Follower with 10V step input. Number specified is the slower of either the positive or negative slew rates.

Note 10: Input referred, $V^+ = 15V$ and $R_L = 100$ kΩ connected to 7.5V. Each amp excited in turn with 1 kHz to produce $V_O = 12$ V$_{PP}$.

Note 11: Connected as Voltage Follower with 2V step input. Number specified is the slower of either the positive or negative slew rates.

Note 12: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

Note 13: Guaranteed limits are dictated by tester limitations and not device performance. Actual performance is reflected in the typical value.

Note 14: For guaranteed Military Temperature Range parameters see RETSMC6462/4X.

Typical Performance Characteristics
$V_S = +5V$, Single Supply, $T_A = 25°C$ unless otherwise specified

**Supply Current vs Supply Voltage**

Sourcing Current vs Output Voltage

Sourcing Current vs Output Voltage

Sourcing Current vs Output Voltage

Sinking Current vs Output Voltage

Sinking Current vs Output Voltage

Sinking Current vs Output Voltage

Input Voltage Noise vs Frequency

Input Voltage Noise vs Input Voltage

Input Voltage Noise vs Input Voltage

Input Voltage Noise vs Input Voltage

ΔV_{OS} vs CMR

TL/H/12051–3

6

Typical Performance Characteristics (Continued)

$V_S = +5V$, Single Supply, $T_A = 25°C$ unless otherwise specified

Input Voltage vs Output Voltage

Open Loop Frequency Response

### Open Loop Frequency Response vs Temperature

Gain and Phase vs Capacitive Load

Slew Rate vs Supply Voltage

### Non-Inverting Large Signal Pulse Response

### Non-Inverting Large Signal Pulse Response

### Non-Inverting Large Signal Pulse Response

### Non-Inverting Small Signal Pulse Response

Non-Inverting Small Signal Pulse Response

Non-Inverting Small Signal Pulse Response

Inverting Large Signal Pulse Response

TL/H/12051–4

Typical Performance Characteristics (Continued)

$V_S = +5V$, Single Supply, $T_A = 25°C$ unless otherwise specified

**Inverting Large Signal Pulse Response**

OUTPUT SIGNAL (500 mV/DIV)   INPUT SIGNAL

$T_A = +25°C$
$R_L = 100\,k\Omega$

500 m$\widetilde{V}$ | 500 m$\widetilde{V}$ | 115 μs

TIME (115 μs/DIV)

Inverting Large Signal Pulse Response

OUTPUT SIGNAL (500 mV/DIV)   INPUT SIGNAL

$T_A = -55°C$
$R_L = 100\,k\Omega$

500 m$\widetilde{V}$ | 500 m$\widetilde{V}$ | 115 μs

TIME (115 μs/DIV)

Inverting Small Signal Pulse Response

OUTPUT SIGNAL (20 mV/DIV)   INPUT SIGNAL

$T_A = +125°C$
$R_L = 100\,k\Omega$

20 m$\widetilde{V}$ | 20 m$\widetilde{V}$ | 115 μs

TIME (115 μs/DIV)

Inverting Small Signal Pulse Response

OUTPUT SIGNAL (20 mV/DIV)   INPUT SIGNAL

$T_A = +25°C$
$R_L = 100\,k\Omega$

20 m$\widetilde{V}$ | 20 m$\widetilde{V}$ | 115 μs

TIME (115 μs/DIV)

Inverting Small Signal Pulse Response

OUTPUT SIGNAL (20 mV/DIV)   INPUT SIGNAL

$T_A = -55°C$
$R_L = 100\,k\Omega$

20 m$\widetilde{V}$ | 20 m$\widetilde{V}$ | 115 μs

TIME (115 μs/DIV)

TL/H/12051–29

Application Information

1.0 Input Common-Mode Voltage Range

The LMC6462/4 has a rail-to-rail input common-mode voltage range. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.


TL/H/12051–5

FIGURE 1. An Input Voltage Signal Exceeds the LMC6462/4 Power Supply Voltage with No Output Phase Inversion

The absolute maximum input voltage at $V^+ = 3V$ is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins, possibly affecting reliability. The input current can be externally limited to ± 5 mA, with an input resistor, as shown in *Figure 3*.

TL/H/12051–6

FIGURE 2. A ± 7.5V Input Signal Greatly Exceeds the 3V Supply in *Figure 3* Causing No Phase Inversion Due to R_I

TL/H/12051–7

**FIGURE 3. Input Current Protection for Voltages Exceeding the Supply Voltage**

2.0 Rail-to-Rail Output

The approximated output resistance of the LMC6462/4 is 180Ω sourcing, and 130Ω sinking at $V_S = 3V$, and 110Ω sourcing and 83Ω sinking at $V_S = 5V$. The maximum output swing can be estimated as a function of load using the calculated output resistance.

## 3.0 Capacitive Load Tolerance

The LMC6462/4 can typically drive a 200 pF load with $V_S = 5V$ at unity gain without oscillating. The unity gain follower is the most sensitive configuration to capacitive load. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. If there is a resistive component of the load in parallel to the capacitive component, the isolation resistor and the resistive load create a voltage divider at the output. This introduces a DC error at the output.

TL/H/12051–8

FIGURE 4. Resistive Isolation of a 300 pF Capacitive Load

TL/H/12051–9

FIGURE 5. Pulse Response of the LMC6462 Circuit Shown in *Figure 4*

Figure 5 displays the pulse response of the LMC6462/4 circuit in *Figure 4*.

Another circuit, shown in *Figure 6*, is also used to indirectly drive capacitive loads. This circuit is an improvement to the circuit shown in *Figure 4* because it provides DC accuracy as well as AC stability. R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of R1 and C1 should be experimentally determined by the system designer for the desired pulse response. Increased capacitive drive is possible by increasing the value of the capacitor in the feedback loop.

Application Information (Continued)

TL/H/12051–10

FIGURE 6. LMC6462 Non-Inverting Amplifier, Compensated to Handle a 300 pF Capacitive and 100 kΩ Resistive Load


TL/H/12051–11

FIGURE 7. Pulse Response of LMC6462 Circuit in *Figure 6*

The pulse response of the circuit shown in *Figure 6* is shown in *Figure 7*.

4.0 Compensating for Input Capacitance

It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like the LMC6462/4. Large feedback resistors can react with small values of input capacitance due to transducers, photodiodes, and circuits board parasitics to reduce phase margins.


TL/H/12051–12

FIGURE 8. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 8*), C_F, is first estimated by:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_F}$$

or

$$R_1 C_{IN} \leq R_2 C_F$$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C_F may be different. The values of C_F should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)

5.0 Offset Voltage Adjustment

Offset voltage adjustment circuits are illustrated in *Figures 9* and *10*. Large value resistances and potentiometers are used to reduce power consumption while providing typically ±2.5 mV of adjustment range, referred to the input, for both configurations with $V_S = \pm 5V$.

$$\frac{V_{OUT}}{V_{IN}} = -\frac{R4}{R3}$$

TL/H/12051–13

FIGURE 9. Inverting Configuration Offset Voltage Adjustment

$$\frac{V_{OUT}}{V_{IN}} = 1 + \frac{R4}{R3} \quad ; \quad R2 \ll R3$$

TL/H/12051–14

FIGURE 10. Non-Inverting Configuration Offset Voltage Adjustment

6.0 Spice Macromodel

A Spice macromodel is available for the LMC6462/4. This model includes a simulation of:

- Input common-mode voltage range
- Frequency and transient response
- GBW dependence on loading conditions
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions

and many more characteristics as listed on the macromodel disk.

Contact the National Semiconductor Customer Response Center to obtain an operational amplifier Spice model library disk.

Application Information (Continued)

7.0 Printed-Circuit-Board Layout for High-Impedance Work

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low input current of the LMC6462/4, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6462's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in *Figure 11*. To have a significant effect, guard rings should be placed in both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 30 times degradation from the LMC6462/4's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current. See *Figures 12a*, *12b* and *12c* for typical connections of guard rings for standard op-amp configurations.


TL/H/12051–15

FIGURE 11. Example of Guard Ring in P.C. Board Layout

TL/H/12051–16

(a) Inverting Amplifier

TL/H/12051–17

(b) Non-Inverting Amplifier

TL/H/12051–18

(c) Follower

FIGURE 12. Typical Connections of Guard Rings

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 13*.

TL/H/12051–19

(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

FIGURE 13. Air Wiring

Application Information (Continued)

8.0 Instrumentation Circuits

The LMC6464 has the high input impedance, large common-mode range and high CMRR needed for designing instrumentation circuits. Instrumentation circuits designed with the LMC6464 can reject a larger range of common-mode signals than most in-amps. This makes instrumentation circuits designed with the LMC6464 an excellent choice for noisy or industrial environments. Other applications that benefit from these features include analytic medical instruments, magnetic field detectors, gas detectors, and silicon-based transducers.

A small valued potentiometer is used in series with Rg to set the differential gain of the three op-amp instrumentation circuit in *Figure 14*. This combination is used instead of one large valued potentiometer to increase gain trim accuracy and reduce error due to vibration.

TL/H/12051-20

FIGURE 14. Low Power Three Op-Amp Instrumentation Amplifier

A two op-amp instrumentation amplifier designed for a gain of 100 is shown in *Figure 15*. Low sensitivity trimming is made for offset voltage, CMRR and gain. Low cost and low power consumption are the main advantages of this two op-amp circuit.

Higher frequency and larger common-mode range applications are best facilitated by a three op-amp instrumentation amplifier.

TL/H/12051-21

FIGURE 15. Low-Power Two-Op-Amp Instrumentation Amplifier

Application Information (Continued)

Typical Single-Supply Applications

TRANSDUCER INTERFACE CIRCUITS

TL/H/12051–22

FIGURE 16. Photo Detector Circuit

Photocells can be used in portable light measuring instruments. The LMC6462, which can be operated off a battery, is an excellent choice for this circuit because of its very low input current and offset voltage.

LMC6462 AS A COMPARATOR

TL/H/12051–23

FIGURE 17. Comparator with Hysteresis

*Figure 17* shows the application of the LMC6462 as a comparator. The hysteresis is determined by the ratio of the two resistors. The LMC6462 can thus be used as a micropower comparator, in applications where the quiescent current is an important parameter.

HALF-WAVE AND FULL-WAVE RECTIFIERS

TL/H/12051–24

**FIGURE 18. Half-Wave Rectifier with
Input Current Protection (R$_I$)**

TL/H/12051–25

**FIGURE 19. Full-Wave Rectifier
with Input Current Protection (R$_I$)**

In *Figures 18* and *19*, R$_I$ limits current into the amplifier since excess current can be caused by the input voltage exceeding the supply voltage.

PRECISION CURRENT SOURCE

TL/H/12051–26

FIGURE 20. Precision Current Source

The output current I$_{OUT}$ is given by:

$$I_{OUT} = \left(\frac{V^+ - V_{IN}}{R} \right)$$

OSCILLATORS

TL/H/12051–27

FIGURE 21. 1 Hz Square-Wave Oscillator

Application Information (Continued)

For single supply 5V operation, the output of the circuit will swing from 0V to 5V. The voltage divider set up R_2, R_3 and R_4 will cause the non-inverting input of the LMC6462 to move from 1.67V (⅓ of 5V) to 3.33V (⅔ of 5V). This voltage behaves as the threshold voltage.

R_1 and C_1 determine the time constant of the circuit. The frequency of oscillation, f_{OSC} is $\left(\dfrac{1}{2\Delta t}\right)$, where Δt is the time the amplifier input takes to move from 1.67V to 3.33V. The calculations are shown below.

$$1.67 = 5\left(1 - e^{-\frac{t_1}{\tau}}\right)$$

where $\tau = RC = 0.68$ seconds

$\rightarrow t_1 = 0.27$ seconds.

and

$$3.33 = 5\left(1 - e^{-\frac{t_2}{\tau}}\right)$$

$\rightarrow t_2 = 0.75$ seconds

Then, $f_{OSC} = \left(\dfrac{1}{2\Delta t}\right)$

$$= \dfrac{1}{2\,(0.75 - 0.27)}$$

$$= 1\ Hz$$

LOW FREQUENCY NULL

TL/H/12051–28

**FIGURE 22. High Gain Amplifier
with Low Frequency Null**

Output offset voltage is the error introduced in the output voltage due to the inherent input offset voltage V_{OS}, of an amplifier.

Output Offset Voltage = (Input Offset Voltage) (Gain)

In the above configuration, the resistors R_5 and R_6 determine the nominal voltage around which the input signal, V_{IN} should be symmetrical. The high frequency component of the input signal V_{IN} will be unaffected while the low frequency component will be nulled since the DC level of the output will be the input offset voltage of the LMC6462 plus the bias voltage. This implies that the output offset voltage due to the top amplifier will be eliminated.

Physical Dimensions inches (millimeters)

0.189 − 0.197
(4.800 − 5.004)

0.228 − 0.244
(5.791 − 6.198)

0.010 MAX
(0.254)

LEAD NO. 1
IDENT

30°
TYP

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020 × 45°
(0.254 − 0.508)

8° MAX TYP
ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 − 0.020 TYP
(0.356 − 0.508)

M08A (REV H)

8-Pin Small Outline Package
Order Number LMC6462AIM or LMC6462BIM
NS Package Number M08A

Physical Dimensions inches (millimeters) (Continued)

0.335 − 0.344
(8.509 − 8.738)

14 13 12 11 10 9 8

0.228 − 0.244
(5.791 − 6.198)

LEAD NO. 1
IDENT

30°
TYP

1 2 3 4 5 6 7

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) × 45°

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.004 − 0.010
(0.102 − 0.254)

0.014 − 0.020 TYP
(0.356 − 0.508)

M14A (REV H)

14-Pin Small Outline Package
Order Number LMC6464AIM or LMC6464BIM
NS Package Number M14A

0.373 − 0.400
(9.474 − 10.16)

0.090
(2.286)

8 7 6 5

0.092
(2.337) DIA

PIN NO. 1 IDENT

OPTION 1

0.250 ± 0.005
(6.35 ± 0.127)

1 2 3 4

0.032 ± 0.005
(0.813 ± 0.127)
RAD

PIN NO. 1 IDENT

8 7

1

OPTION 2

0.280
(7.112) MIN

0.300 − 0.320
(7.62 − 8.128)

0.030
(0.762) MAX

0.040
(1.016) TYP

20° ± 1°

0.039
(0.991)

0.145 − 0.200
(3.683 − 5.080)

0.130 ± 0.005
(3.302 ± 0.127)

95° ± 5°

0.009 − 0.015
(0.229 − 0.381)

0.125
(3.175)
DIA
NOM

0.065
(1.651)

0.125 − 0.140
(3.175 − 3.556)

90° ± 4°
TYP

0.020
(0.508)
MIN

0.325 +0.040
−0.015

(8.255 +1.016
−0.381)

0.018 ± 0.003
(0.457 ± 0.076)

0.100 ± 0.010
(2.540 ± 0.254)

0.045 ± 0.015
(1.143 ± 0.381)

0.050
(1.270)

0.060
(1.524)

N08E (REV F)

8-Pin Molded Dual-In-Line Package
**Order Number LMC6462AIN or LMC6462BIN**
NS Package Number N08E

17

Physical Dimensions inches (millimeters) (Continued)

14-Pin Molded Dual-In-Line Pacakge
Order Number LMC6462AIN or LMC6464BIN
NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.