



LM6118/LM6218

Fast Settling Dual Operational Amplifiers

General Description

The LM6118 series are monolithic fast-settling unity-gain-compensated dual operational amplifiers with ± 20 mA output drive capability. The PNP input stage has a typical bias current of 200 nA, and the operating supply voltage is $\pm 5V$ to $\pm 20V$.

These dual op amps use slew enhancement with special mirror circuitry to achieve fast response and high gain with low total supply current.

The amplifiers are built on a junction-isolated VIP™ (Vertically Integrated PNP) process which produces fast PNP's that complement the standard NPN's.


Features

	Typical
■ Low offset voltage:	0.2 mV
■ 0.01% settling time:	400 ns
■ Slew rate $A_v = +1$:	140 V/ μ s
■ Slew rate $A_v = +1$:	75 V/ μ s
■ Gain bandwidth:	17 MHz
■ Total supply current:	5.5 mA
■ Output drives 50Ω load ($\pm 1V$)	

Applications


- D/A converters
- Fast integrators
- Active filters

Connection Diagrams and Order Information



Note 1: Available per SMD #5962-9156501

Order Number LM6118E/883 (Note 1)
See NS Package Number E20A




Top View
Order Number LM6118N, LM6118J/883 (Note 1),
LM6218AN or LM6218N
See NS Package Number J08A or N08E

VIP™ is a trademark of National Semiconductor Corporation.

Connection Diagrams and Order Information (Continued)

Small Outline Package (WM)




DS010254-3

Top View

Order Number LM6218AWM or LM6218WM

See NS Package Number M14B

Typical Applications



DS010254-1

Single ended input to differential output

$A_V = 10$, BW = 3.2 MHz

40 V_{PP} Response = 1.4 MHz

$V_S = \pm 15V$

**Wide-Band, Fast-Settling
40 V_{PP} Amplifier**

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Total Supply Voltage	42V
Input Voltage	(Note 3)
Differential Input Current (Note 4)	±10 mA
Output Current (Note 5)	Internally Limited
Power Dissipation (Note 6)	500 mW
ESD Tolerance (C = 100 pF, R = 1.5 kΩ)	±2 kV

Junction Temperature	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

Operating Temp. Range

Electrical Characteristics

$\pm 5V \leq V_S \leq \pm 20V$, $V_{CM} = 0V$, $V_{OUT} = 0V$, $I_{OUT} = 0A$, unless otherwise specified. Limits with standard type face are for $T_J = 25^\circ C$, and Bold Face Type are for Temperature Extremes.

Parameter	Conditions	Typ 25°C	LM6118 Limits (Notes 7, 8)	LM6218A Limits (Note 7)	LM6218 Limits (Note 7)	Units
Input Offset Voltage	$V_S = \pm 15V$	0.2	1 2	1 2	3 4	mV (max)
Input Offset Voltage	$V_- + 3V \leq V_{CM} \leq V_+ - 3.5V$	0.3	1.5 2.5	1.5 2.5	3.5 4.5	mV (max)
Input Offset Current	$V_- + 3V \leq V_{CM} \leq V_+ - 3.5V$	20	50 250	50 100	100 200	nA (max)
Input Bias Current	$V_- + 3V \leq V_{CM} \leq V_+ - 3.5V$	200	350 950	350 950	500 1250	nA (max)
Input Common Mode Rejection Ratio	$V_- + 3V \leq V_{CM} \leq V_+ - 3.5V$ $V_S = \pm 20V$	100	90 85	90 85	80 75	dB (min)
Positive Power Supply Rejection Ratio	$V_- = -15V$ $5V \leq V_+ \leq 20V$	100	90 85	90 85	80 75	dB (min)
Negative Power Supply Rejection Ratio	$V_+ = 15V$ $-20V \leq V_- \leq -5V$	100	90 85	90 85	80 75	dB (min)
Large Signal Voltage Gain	$V_{out} = \pm 15V$ $R_L = 10k$ $V_S = \pm 20V$	500	150 100	150 100	100 70	V/mV (min)
	$V_{out} = \pm 10V$ $R_L = 500$ $V_S = \pm 15V$ (± 20 mA)	200	50 30	50 30	40 25	V/mV (min)
V_O Output Voltage Swing	Supply = $\pm 20V$ $R_L = 10k$	17.3	±17	±17	±17	V (min)
Total Supply Current	$V_S = \pm 15V$	5.5	7 7.5	7 7.5	7 7.5	mA (max)
Output Current Limit	$V_S = \pm 15V$, Pulsed	65	100	100	100	mA (max)
Slew Rate, Av = -1	$V_S = \pm 15V$, $V_{out} = \pm 10V$ $R_S = R_f = 2k$, $C_f = 10 pF$	140	100 50	100 50	100 50	V/μs (min)
Slew Rate, Av = +1	$V_S = \pm 15V$, $V_{out} = \pm 10V$ $R_S = R_f = 2k$, $C_f = 10 pF$	75	50 30	50 30	50 30	V/μs (min)
Gain-Bandwidth Product	$V_S = \pm 15V$, $f_o = 200$ kHz	17	14	14	13	MHz (min)
0.01% Settling Time	$\Delta V_{out} = 10V$, $V_S = \pm 15V$, $A_v = -1$ $R_S = R_f = 2k$, $C_f = 10 pF$	400				ns
Input Capacitance	Inverter	5				pF
	Follower	3				pF

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 3: Input voltage range is $(V^+ - 1V)$ to (V^-) .

Electrical Characteristics (Continued)

Note 4: The inputs are shunted with three series-connected diodes back-to-back for input differential clamping. Therefore differential input voltages greater than about 1.8V will cause excessive current to flow unless limited to less than 10 mA.

Note 5: Current limiting protects the output from a short to ground or any voltage less than the supplies. With a continuous overload, the package dissipation must be taken into account and heat sinking provided when necessary.


Note 6: Devices must be derated using a thermal resistance of 90°C/W for the N, J and WM packages.

Note 7: Limits are guaranteed by testing or correlation.


Note 8: A military RETS specification is available on request. At the time of printing, LM6118J/883 and LM6118E/883 RETS spec complied with the Boldface limits in this column.

Typical Performance Characteristics


Input Bias Current




Input Noise Voltage




Common Mode Limits




Common Mode Rejection




Power Supply Rejection




Frequency Response High Frequency




Unity Gain Bandwidth



Unity Gain Bandwidth vs Output Load




Large Signal Response (Sine Wave)




Typical Performance Characteristics (Continued)


Total Harmonic Distortion




Output Impedance




Output Saturation




Output Current Limit




Supply Current (Both Amplifiers)




Slew Rate




Inverter Settling Time



Follower Settling Time




Typical Stability Range




Typical Performance Characteristics (Continued)


Amplifier to Amplifier Coupling




Settling Time, $V_S = \pm 15\text{V}$



Step Response, $A_V = +1$, $V_S = \pm 15\text{V}$



Step Response, $A_V = -1$, $V_S = \pm 15\text{V}$



Application Information

General

The LM6118 series are high-speed, fast-settling dual op-amps. To insure maximum performance, circuit board layout is very important. Minimizing stray capacitance at the inputs and reducing coupling between the amplifier's input and output will minimize problems.

Supply Bypassing

To assure stability, it is recommended that each power supply pin be bypassed with a 0.1 μF low inductance capacitor near the device. If high frequency spikes from digital circuits or switching supplies are present, additional filtering is recommended. To prevent these spikes from appearing at the output, R-C filtering of the supplies near the device may be necessary.

Power Dissipation

These amplifiers are specified to 20 mA output current. If accompanied with high supply voltages, relatively high power dissipation in the device will occur, resulting in high junction temperatures. In these cases the package thermal resistance must be taken into consideration. (See Note 5 under Electrical Characteristics.) For high dissipation, an N package with large areas of copper on the pc board is recommended.

Amplifier Shut Down

If one of the amplifiers is not used, it can be shut down by connecting both the inverting and non-inverting inputs to the V₋ pin. This will reduce the power supply current by approximately 25%.


Capacitive Loading

Maximum capacitive loading is about 50 pF for a closed-loop gain of +1, before the amplifier exhibits excessive ringing and becomes unstable. A curve showing maximum capacitive loads, with different closed-loop gains, is shown in the Typical Performance Characteristics section.

To drive larger capacitive loads at low closed-loop gains, isolate the amplifier output from the capacitive load with 50 Ω . Connect a small capacitor directly from the amplifier output to the inverting input. The feedback loop is closed from the isolated output with a series resistor to the inverting input.


Application Information (Continued)

Voltage Follower




For $C_L = 1000 \text{ pF}$, Small signal BW = 5 MHz
 $20 \text{ V}_{\text{p-p}} \text{ BW} = 500 \text{ kHz}$

Inverter



Settling time to 0.01%, 10V Step
 For $C_L = 1000 \text{ pF}$, settling time $\approx 1500 \text{ ns}$
 For $C_L = 300 \text{ pF}$, settling time $\approx 500 \text{ ns}$

Integrator



Examples of unity gain connections for a voltage follower, Inverter, and integrator driving capacitive loads up to 1000 pF are shown here. Different R1–C1 time constants and capacitive loads will have an effect on settling times.


Input Bias Current Compensation

Input bias current of the first op amp can be reduced or balanced out by the second op amp. Both amplifiers are laid out in mirror image fashion and in close proximity to each other, thus both input bias currents will be nearly identical and will track with temperature. With both op amp inputs at the same potential, a second op amp can be used to convert bias current to voltage, and then back to current feeding the first op amp using large value resistors to reduce the bias current to the level of the offset current.

Examples are shown here for an inverting application, (a) where the inputs are at ground potential, and a second circuit (b) for compensating bias currents for both inputs.


Application Information (Continued)

Bias Current Compensation



*adjust for zero integrator drift


**(a) Inverting Input Bias Compensation
for Integrator Application**



*mount resistor close to input pin to minimize stray capacitance

(b) Compensation to Both Inputs


Amplifier/Parallel Buffer




$A_V = +5$, $I_{OUT} \leq 80$ mA
 $V_S = \pm 15V$, $C_L \leq 0.01 \mu F$
Large and small signal B.W. = 1.3 MHz (THD = 3%)

Application Information (Continued)

Constant-Voltage Crossover Network With 12 dB/Octave Slope



Bilateral Current Source



$V_S = \pm 15V, -10 \leq V_{IN} \leq 10V$

$$\frac{I_{OUT}}{V_{IN}} = \frac{R4}{R2 R6} = \frac{1 \text{ mA}}{1V}$$


Output dynamic range = $10V - R6 |I_{OUT}|$

$R_L = 500\Omega$, small signal BW = 6 MHz

Large signal response = 800 kHz


$$C_{out \text{ equiv.}} = \frac{R2 + R4}{2\pi f_0 R2 R6} = 32 \text{ pF } (f_0 = 15 \text{ MHz})$$

Coaxial Cable Driver



Application Information (Continued)


Instrumentation Amplifier



DS010254-18

$A_V = 10$, $V_S = \pm 15V$, All resistors 0.01%
Small signal and large signal (20 V_{P-P}) B.W. ≈ 800 kHz

150 MHz Gain-Bandwidth Amplifier




DS010254-20

$A_V = 100$, $V_S = \pm 15V$,
Small signal BW ≈ 1.5 MHz
Large signal BW (20 V_{P-P}) ≈ 800 kHz


Schematic Diagram

1/2 LM6118 (Op Amp A)



DS010254-21


Schematic Diagram (Continued)



DS010254-22


Physical Dimensions

inches (millimeters) unless otherwise noted



20-Pin Leadless Chip Carrier
Order Number LM6118E/883
NS Package Number E20A


E20A (REV D)



8-Lead Ceramic Dual-In-Line Package (J)
Order Number LM6118J/883
NS Package Number J08A

J08A (REV K)


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



8-Lead Molded Small Outline Package (M)
Order Number LM6218AWM or LM6218WM
NS Package Number M14B

LM6118/LM6218 Fast Settling Dual Operational Amplifiers

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



N08E (REV F)

8-Lead Molded Dual-In-Line Package (N)
Order Number LM6118N, LM6218AN or LM6218N
NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507