February 1999

LM2631 Synchronous Step-Down Power Supply Controlle

# 💊 National Semiconductor

# LM2631 Synchronous Step-Down Power Supply Controller

# **General Description**

The LM2631 controller provides all the active functions for step-down (buck) switching converters. These dc-to-dc converters provide core CPU power in battery-operated systems.

High efficiency is achieved by using synchronous rectification and pulse-skipping mode operation at light load. Inexpensive N-channel MOSFETs are used to reduce system cost. Bootstrap circuit is used to drive the high-side N-channel MOSFET.

Current mode control scheme is used to improve line regulation and transient response, also provides cycle-by-cycle current limiting.

The operating frequency is adjustable between 200 kHz and 400 kHz. An external shutdown pin can be used to disable the device and reduce the quiescent current to  $0.1 \,\mu$ A. In low noise applications, bringing the FPWM pin high can force the device to operate in constant frequency mode. Other features include the external synchronization pin, and the PGOOD pin to indicate the state of the output voltage.


Protection circuitry includes thermal shutdown, undervoltage and overvoltage shutdown protection, soft-start capability, and two levels of current limits: The first level simply limits the load current directly; at the second level, if the load pulls the output voltage down below 80% of the regulated value, the chip will shut down. This operation is disabled during startup, but an internal timer will enable it if the output does not come up in the preset time.

# Features

- 4.5V to 30V input range
- Adjustable output (1.5V to 6V)
- 200 kHz to 400 kHz adjustable operating frequency
- Externally synchronizable
- On-board power good function
- Precision 1.24V reference output
- 0.8 mA typical quiescent current
- 0.1 µA shutdown current
- Thermal shutdown
- Direct current limit protection
- Input undervoltage lockout
- Output undervoltage shutdown protection
- Output overvoltage shutdown protection
- Programmable soft-start function
- Tiny TSSOP package

# Applications

- Notebook and subnotebook computers
- Cellular phones
- Portable instruments
- Battery-powered digital devices



# Absolute Maximum Ratings (Note 1)

.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-0.3V to 32V
-0.3V to 37V
-0.3V to 32V
-0.3V to 32V
-0.3V to 7V
-0.3V to 10V
720mW

Storage Temperature Range	-65°C to +150°C
Soldering Dwell Time, Temperature (Note 3)	
Wave	4 sec, 260°C
Infrared	10 sec, 240°C
Vapor Phase	75 sec, 219°C
ESD Rating (Note 4)	1.5 kV

# **Operating Ratings**

V <sub>IN</sub>	4.5V to 30V
Junction Temperature	-25°C to +125°C

# **Electrical Characteristics**

Specifications in standard type face are for  $T_j = 25^{\circ}C$  and those with **boldface type** apply over **full operating junction temperature range.**  $V_{IN} = 10V$ , GND = PGND = 0V,unless otherwise stated. (Notes 5, 6)

Symbol	Parameter	Conditions	Typical	Limit	Units
System					
V <sub>IN</sub>	Input Supply Voltage			4.5 30	V(min) V(max)
V <sub>OUT</sub>	Output Voltage Adjustment Range			1.5 6.0	V(min) V(max)
ΔV <sub>OUT</sub> / V <sub>OUT</sub>	Load Regulation	$0 \text{ mV} \leq (\text{CSH-CSL}) \leq 75 \text{ mV}$	0.3		%
ΔV <sub>OUT</sub> / V <sub>OUT</sub>	Line Regulation	$4.5 \le V_{IN} \le 30V$	0.002		%/V
I <sub>IN</sub>	Input Supply Current with the Switching Controller ON	$V_{\rm FB}$ = 1V, $V_{\rm CSH}$ = 2.15V, $V_{\rm CSL}$ = 2.1V	0.8	1.2/ <b>1.4</b>	mA mA(max)
	Input Supply Current with the Switching Controller ON (Internal Rail is Supplied from CSL Pin)	$V_{FB}$ = 1V, $V_{CSH}$ = 5.15V, $V_{CSL}$ = 5V	0.15		mA
	Input Supply Current with the IC Shut Down	$V_{SD} = 0V, V_{IN} = 30V$	0.1	3 (Note 7)	μA μA(max)
	Minimum Output Voltage for CSL Providing the Internal Rail		3		V
I <sub>ss</sub>	Soft Start Source Current	V <sub>SS</sub> = 1.5V	10		μA
				5	μA(min)
				13	μA(max)
	Soft Start Sink Current	V <sub>SS</sub> = 1.5V	20		μA
V <sub>CL</sub>	Current Limit Voltage (Voltage	$V_{FB} = 1V, V_{CSL} = 1.8V$	110		mV
	from CSH to CSL)			90/ <b>80</b>	mV(min)
				130/ <b>140</b>	mV(max)
	V <sub>IN</sub> Undervoltage Shutdown Latch	Rising Edge	3.5		V
	Threshold			2.6	V(min)
	V <sub>OUT</sub> Undervoltage Shutdown		80		% V <sub>OUT</sub>
	Latch Threshold (Note 8)			72/ <b>70</b>	% V <sub>OUT</sub> (min
				89/ <b>90</b>	%V <sub>OUT</sub> (max)
	V <sub>OUT</sub> Overvoltage Shutdown		120		% V <sub>оит</sub>
	Latch Threshold (Note 8)			113/ <b>110</b>	% V <sub>OUT</sub> (min
				129/ <b>130</b>	% V <sub>OUT</sub> (max

Symbol	Parameter	Conditions	Typical	Limit	Units
System					
	V <sub>OUT</sub> Low Regulation Comparator Enable Threshold		97		% V <sub>OUT</sub>
	Hysteresis of Low Regulation Comparator		2		% V <sub>OUT</sub>
	Regulator Window Detector Thresholds (PGOOD from High to Low)		91 or 109		% V <sub>OUT</sub>
	Regulator Window Detector Thresholds (PGOOD from Low to High)		97 or 103		% V <sub>out</sub>
Gate Driv	re		1		
V <sub>BOOT</sub>	Bootstrap Voltage (Voltage from CBOOT to SW)	CBOOT Sourcing 100 µA	4.5	4.0	V V(min)
I <sub>воот</sub>	CBOOT Leakage Current	V <sub>CBOOT</sub> = 7V	100		nA
	High Drive Source Current	$V_{HDRV}$ = 0V, $V_{CBOOT}$ = 5V	0.3		А
	High Drive Sink Current	HDRV Forced to 5V	0.45		А
	Low Drive Source Current	LDRV Forced to 0V	0.35		А
	Low Drive Sink Current	LDRV Forced to 5V	0.55		А
	High-Side FET On-Resistance HDRV or LDRV		8		Ω
	Low-Side FET On-Resistance HDRV or LDRV		4		Ω
Oscillato			1		
F <sub>osc</sub>	Oscillator Frequency	FADJ Open	200	172/ <b>162</b>	kHz kHz(min)
	Oscillator Fraguency		200	228/ <b>230</b>	kHz(max
	Oscillator Frequency	FADJ Sourcing 2.94 µA (Note 9)	300	255	kHz kHz(min)
				345	kHz(max)
V <sub>FADJ</sub>	Voltage at FADJ pin		1.03	040	V
D <sub>MAX</sub>	Maximum Duty Cycle	FADJ Open	96		%
				92	%(min)
	Maximum Frequency of Synchronization	Low-Going 200 ns Wide Rectangular Pulses Applied at 400 kHz at the SYNC Input		400	kHz(min)
	Minimum Pulse Width of the SYNC Signal	SYNC Pulses are Low-Going		200	ns(min)
Error Am	plifier			Letter and the second sec	
I <sub>FB</sub>	Feedback Input Bias Current	$V_{FB}$ = 1.3V, $V_{CSH}$ = 5.15V, $V_{CSL}$ = 5V	100		nA
I <sub>COMP</sub>	COMP Output Source Current	$V_{COMP}$ = 0.2V, $V_{FB}$ = 1V	50		μA
	COMP Output Sink Current	$V_{COMP}$ = 1.2V, $V_{FB}$ = 1.4V	50		μA
	Reference		1	r	
V <sub>REF</sub>	Reference Voltage (Nominal))	I <sub>REF</sub> = 0μA	1.238	1.219/ <b>1.219</b> 1.251/ <b>1.262</b>	V V(min) V(max)

· ·

Electrical	Characteristics	(Continued)
------------	-----------------	-------------

.

Specifications in standard type face are for  $T_j = 25^{\circ}C$  and those with **boldface type** apply over **full operating junction temperature range.**  $V_{IN} = 10V$ , GND = PGND = 0V,unless otherwise stated. (Notes 5, 6)

Symbol	Parameter	Conditions	Typical	Limit	Units
Voltage R	eference			ľ	
V <sub>REF</sub>	Reference Voltage (Line	4.5V < V <sub>IN</sub> < 30V	1.238		V
	Regulation)			1.219/ <b>1.219</b>	V(min)
				1.251/ <b>1.262</b>	V(max)
	Reference Voltage (Load	0 μA < I <sub>REF</sub> < 50 μA	1.238		V
	Regulation)			1.219/ <b>1.219</b>	V(min)
				1.251/ <b>1.262</b>	V(max)
Logic Inp	uts and Outputs				
V <sub>IH</sub>	Minimum High Level Input Voltage (SD, FPWM and SYNC)			2.4	V(min)
V <sub>IL</sub>	Maximum Low Level Input Voltage (FPWM and SYNC)			0.8	V(max)
	Maximum Low Level Input Voltage (SD)			0.5	V(max)
	Maximum Input Leakage Curren1t (SD, FPWM and SYNC)	Logic Input Voltage 0V or 5V	±0.1		μA
V <sub>он</sub>	PGOOD High Level Output	PGOOD Sourcing 50 µA	2.7		V
	Voltage			2.4	V(min)
V <sub>OL</sub>	PGOOD Low Level Output	PGOOD Sinking 50 µA	0		V
	Voltage			0.5	V(max)

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: The maximum allowable power dissipation is calculated by using  $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ , where  $T_{Jmax}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance of the specified package. The 720 mW rating results from using 160°C, 70°C, and 125°C/W for  $T_{Jmax}$ ,  $T_A$ , and  $\theta_{JA}$  respectively. A  $\theta_{JA}$  of 125°C/W represents the worst-case condition of no heat sinking of the 20-pin TSSOP. Heat sinking allows the safe dissipation of more power. The Absolute Maximum power dissipation must be derated by 8 mW per 'C above 70°C ambient. The LM263 actively limits its junction temperature to about 160°C.

Note 3: For detailed information on soldering plastic small-outline packages, refer to the Packaging Databook available from National Semiconductor Corporation. Note 4: For testing purposes, ESD was applied using the human-body model, a 100 pF capacitor discharged through a 1.5 kΩ resistor.

**Note 5:** A typical is the center of characterization data taken with  $T_A = T_J = 25^{\circ}C$ . Typicals are not guaranteed.


Note 6: All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production with  $T_A = T_J = 25^{\circ}$ C. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control.


Note 7: This limit is guaranteed by design.


Note 8: Percentage limits are determined by measuring the shutdown latch threshold at the FB pin, and dividing it by the nominal reference voltage.


Note 9: Pulling 2.94 μA out of FADJ pin simulates adjusting the oscillator frequency with a 350 kΩ resistor connected from FADJ to GND.

# **Typical Performance Characteristics**












FIGURE 1. LM2631 Block Diagram

# Operation

### **Basic Operation of the Current Mode Controlled** Switching Regulator

The main control loop includes the error amplifier, the current amplifier and PWM comparator (as shown in Figure 1). During heavy load or any load with FPWM mode enabled, the controller is in constant frequency current mode operation: the high-side switch is turned on at the beginning of each clock cycle, and the output of the error amplifier is compared with the sensed inductor current ramp; once the ramp reaches the control level set by the error amplifier, the PWM comparator reset the driver logic to turn off the high-side switch; the low-side switch is turned on after certain delay (the voltage at the SW pin is sensed and the low-side switch is turned on once the SW pin voltage reaches zero. A preset maximum delay is 100 ns). The low-side switch stays on until the end of the cycle or until the inductor current reaches zero; when this occurs, the zero cross detector will disable the low-side driver to turn off the low-side switch. The zero cross detector is disabled in FPWM mode.

For any peak current mode step-down converter, a compensation ramp is needed to avoid subharmonic oscillations

### **Operation** (Continued)

when the duty cycle is higher than 50%. For the LM2631, this compensation ramp is internally set to equal the maximum down slope of the current amplifier output:

$$M_{c} = M_{DOWN (MAX)} = n X R_{SEN} X \frac{V_{OUT (MAX)}}{L}$$

Where n = 5 is the gain of the current sense amplifier. The maximum output voltage equals 6V. Also, a 10  $\mu$ H inductor and a 0.025 $\Omega$  sense resistor are assumed to determine the internal compensation ramp. Different values of inductor and sense resistor can be used as long as the resulted M<sub>DOWN</sub> (= n x R<sub>SEN</sub> x V<sub>OUT</sub>/L) is less than M<sub>C</sub>.

#### Pulse-Skipping Mode at Light Load

Pulse-skipping mode can be enabled by pulling PFWM pin low. This mode decreases switching frequency at light loads to reduce the switching frequency related losses. If PFWM is set at low, the controller goes into the pulse-skipping mode when the sensed inductor current goes below the 25 mV threshold set by the pulse-skipping comparator. In the pulse-skipping mode, the high-side switch only turns on at the beginning of a clock cycle when the voltage at the feedback pin falls below the reference voltage. Once the switch is on, it stays on until the sensed current rises to the 25 mV threshold

#### **Fast Transient Response**

When the output voltage fails to exceed 97% of the nominal level, the low voltage regulation(LREG) comparator will set the PWM logic to turn the high-side switch on at maximum duty cycle. This improves transient response since it by-passes the error amplifier and PWM comparator. During start-up, the LREG is disabled.

#### **Boost High-Side Gate Drive**

A flying capacitor is used to bootstrap the power supply for the high-side driver as illustrated in *Figure 1*. The boost capacitor is charged from an internal voltage rail (about 5.5V) through an internal diode when the synchronous rectifier (low-side MOSFET) is on, and then boosts up the high-side gate voltage to turn high-side MOSFET on at the beginning of next cycle. The internal diode connecting between the VIN pin and the CBOOT pin reduces the count of external components. For low input voltage application (Vin < 5V), some external charge pump circuitry can be used to boost the gate voltage in order to reduce conduction loss. Details will be discussed in the Application Circuits Section.

#### Supply Voltage for the LM2631

When 5V is available, it is recommended to connect LM2631  $V_{\rm IN}$  (pin13) to 5V. This can improve efficiency (see the second figure in Typical Performance Characteristics), and also reduce power dissipation inside the IC. Since the 5V supply is only used to power the LM2631 (including the gate charge for the external MOSFETs), it only requires a small amount of current.

#### Reference

The 1.238V reference is of ±2.4% accuracy over temperature. A 220 pF capacitor is recommended between the V<sub>REF</sub> pin and ground. The load at the V<sub>REF</sub> pin should not exceed 100 $\mu$ A.

#### Frequency Control Pin (FADJ) and SYNC Pin

With the FADJ pin open, the switching frequency is 200 kHz. The frequency can be increased by connecting a resistor between FADJ and ground. The device can also be synchronized with an external CMOS or TTL logic clock in the range from 200 kHz to 400 kHz. It is recommended to connect the SYNC pin to ground if not used.

#### Protections

The current limit comparator provides the cycle-by-cycle current limit function by turning off the high-side MOSFET whenever the sensed current reaches 110 mV. Note that, the current limit voltage will increase when output voltage is less than 1.5V. A second level of current limit is accomplished by the 80% low voltage detector: if the load pulls the output voltage down below 80% of the nominal value, the device will turn off the high-side MOSFET and turn on the low-side MOSFET. The overvoltage protection comparator will turn on the low-side switch when the output voltage exceeds 120% of the nominal value. Both protection features are disabled during start-up. All latched conditions can be reset by shutting the device down and then powering it up. Built-in undervoltage lockout circuit will keep most of the internal function blocks off until the input voltage rises to about 3.5V.

#### Soft Start

A capacitor at the SS pin provides the soft start feature. When the regulator is first powered up, or when the  $\overline{\text{SD}}$  pin goes high, a 10µA current source charges up the SS capacitor from the 0.6V clamping voltage. The switch duty cycle starts with narrow pulses and gradually get wider as the SS pin voltage ramps up to about 1.3V, above which the duty cycle will be controlled by the maximum current limit until the output voltage rises to the nominal value and the regulator starts to operate in the normal current mode PWM control. The LM2631 use a digital counter, referenced to the oscillator frequency, to set the soft start timeout. The timeout is dependent on the switching frequency (timeout =  $4096/F_{\rm S}$ ). If the output voltage doesn't move within the ±3% window of the nominal value during this period, the device will latch it self off.

#### Power Good

The LM2631 provides a power good signal by monitoring the voltage at the FB pin and compared the feedback voltage with the V<sub>REF</sub> voltage. Once the output voltage exceeds the  $\pm$ 9% window of the nominal value, the PGOOD pin goes low, and stays low until the output voltage returns to the  $\pm$ 3% window of the nominal value.

### **Design Procedure**

Guidelines for selecting external components are discussed in this section.

#### Inductor Selection

The most critical parameters for the inductor are the inductance, peak current and the dc resistance. The inductance is related to the switching frequency and the ripple current:

$$L = \frac{(V_{IN} - V_{OUT}) V_{OUT}}{V_{IN} X I_{RIPPLE} X F_S}$$

Higher switching frequency allows smaller inductor, but reduces the efficiency. A higher value of ripple current reduces inductance, but increase the conductance loss, core loss,

# Design Procedure (Continued)

current stress for the inductor and switch devices, and requires a bigger output capacitor for the same output voltage ripple requirement. A reasonable value is setting the ripple current to be 30% of the dc output current. Since the ripple current increase with the input voltage, the maximum input voltage is always used to determine the inductance. The dc resistance of the inductor is a key parameter for the efficiency. Lower dc resistance is available with a bigger winding area. A good tradeoff between the efficiency and the core size is letting the inductor copper loss equal to 2% of the output power.

#### Input Capacitor

A low ESR aluminum or tantalum capacitor is needed between the drain of the high-side MOSFET and ground to prevent large voltage transients from appearing at the input. The capacitor is selected based on the RMS current and voltage requirements. The RMS current is given by:

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT} (V_{IN} - V_{OUT})}}{V_{IN}}$$

The RMS current reaches its maximum ( $I_{OUT}/2$ ) when  $V_{IN}$  equals  $2V_{OUT}$ . A parallel of several capacitors may be required to meet the RMS current rating. For an aluminum capacitor, the voltage rating should be at least 25% higher than the maximum input voltage. If a tantalum capacitor is used, the voltage rating should be about twice the maximum input voltage. The tantalum capacitor should also be surge current tested by the manufacturer. It is also recommended to put a small ceramic capacitor (0.1  $\mu$ F) between the  $V_{IN}$  pin and ground.

#### **Output Capacitor**

The selection of  $\rm C_{OUT}$  is driven by the maximum allowable output voltage ripple. The output ripple in FPWM mode is approximated by:

$$V_{RIPPLE} = I_{RIPPLE} \left[ ESR + \frac{1}{8F_{S}C_{OUT}} \right]$$

The ESR term plays the dominant role in determining the voltage ripple. Low ESR aluminum electrolytic or tantalum capacitors (such as Nichicon PL series, Sanyo OS-CON, Sprague 593D, 594D, and AVX TPS) are recommended. Electrolytic capacitors are not recommended for temperature below -25°C since their ESR rises dramatically at cold temperature. Tantalum capacitors have a much better ESR specification at cold temperatures and are preferred for low temperature applications.

### Power MOSFETs

Two N-channel logic-level MOSFETs are required for this application. MOSFETs with low on-resistance and total gate charge are recommended to achieve high efficiency. The drain-source breakdown voltage ratings are recommended to be 1.2 times the maximum input voltage.

#### Schottky Diode D<sub>1</sub>

The Schottky diode  $D_1$  is used to prevent the intrinsic body diode of the low-side MOSFET  $Q_2$  from conducting during the dead time when both MOSFETs are off. Since the for-

ward voltage of D<sub>1</sub> is less than the body diode, efficiency can be improved. The breakdown voltage rating of D<sub>1</sub> is preferred to be 25% higher than the maximum input voltage. Since D<sub>1</sub> is only on for a short period of time (about 200 ns each cycle), the average current rating for D<sub>1</sub> only requires to be higher than 30% of the maximum output current. It is important to place D<sub>1</sub> very close to the drain and source of Q<sub>2</sub>, extra parasitic inductance in the parallel loop will slow the turn-on of D<sub>1</sub> and direct the current through the body diode of Q<sub>2</sub>.

#### R1 and R2 (Programming Output Voltage)

Use the following formula to select the appropriate resistor values:

$$V_{OUT} = V_{REF}(1 + R_1/R_2) \label{eq:VOUT}$$
 where  $V_{REF}$  = 1.238V

Select a value for R<sub>2</sub> between  $10k\Omega$  and  $100k\Omega$ . (Use 1% or higher accuracy metal film resistors).

#### Current sense resistor

The value of the sense resistor is determined by the minimum current limit voltage and the maximum peak current. It can be calculated as follows:

$$R_3 = \frac{V_{CL} (MIN)}{(I_{MAX} + \frac{I_{RIPPLE}}{2})(1 + TF)}$$

where TF is the tolerance factor of the sense resistor.


#### **PCB Layout Considerations**

Layout is critical to reduce noises and ensure specified performance. The important guidelines are listed as follows:


- Minimize the parasitic inductance in the loop of input capacitors and MOSFETS: Q1, Q2 by using wide and short traces. This is important because the rapidly switching current, together with wiring inductance can generate large voltage spikes which can cause noise problems.
- Always minimize the high-current ground traces: such as the traces from PGND pin to the source of Q2, then to the negative terminals of the output capacitors.
- Use dedicated (Kelvin sense) and short traces from CSH, CSL pins to the sense resistor, R3. Keep these traces away from noise traces (such as SW trace, and gate traces).
- Minimize the traces connecting Q2 and the Schottky diode. Any parasitic inductance in the loop can delay the turn-on of the Schottky diode, which diminishes the efficiency gain from adding D1.
- Minimize the traces from drivers (HDRV pin and LDRV pin) to the MOSFETs gates.
- 6. Minimize the trace from the center of the output resistor divider to the FB pin and keep it away from noise sources to avoid noise pickup. A dedicated sense trace (separated from the power trace) can be used to connect the top of the resistor divider to the output. The sense trace ensures tight regulation at the output.


### **Application Circuits**

A typical application circuit is shown in *Figure 2*, with some of the components values shown in *Table 1*.



•





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.