

PRELIMINARY

September 1998

DS90CF386/DS90CF366

+3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link—85 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—85 MHz

General Description


The DS90CF386 receiver converts the four LVDS data streams (Up to 2.38 Gbps throughput or 297.5 Megabytes/ sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF366 that converts the three LVDS data streams (Up to 1.785 Gbps throughput or 223 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C385/DS90C365) will interoperate with a Falling edge strobe Receiver without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- 20 to 85 MHz shift clock support
- 50% duty cycle on receiver output clock
- Best-in-Class Set & Hold Times on RxOUTPUTs
- Rx power consumption <250 mW (typ) @85MHz Grayscale
- Rx Power-down mode <200µW (max)
- Supports VGA, SVGA, XGA and Single/Dual Pixel SXGA
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package

Block Diagrams



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to +4V CMOS/TTL Output Voltage -0.3V to (V_{CC} + 0.3V) LVDS Receiver Input Voltage -0.3V to (V_{CC} + 0.3V) Junction Temperature $+150^{\circ}C$ Storage Temperature $-65^{\circ}C$ to +150°C Lead Temperature (Soldering, 4 sec) $+260^{\circ}C$

(Soldering, 4 sec) +2 Maximum Package Power Dissipation Capacity @ 25°C

MTD56 (TSSOP) Package:

DS90CF386 1.61 W

MTD48 (TSSOP) Package:

DS90CF366 1.89 W

Package Derating:

DS90CF386 12.4 mW/°C above +25°C DS90CF366 15 mW/°C above +25°C

ESD Rating

Recommended Operating Conditions

| | Min | Nom | Max | Units |
|---|-----|-----|-----|---------------------|
| Supply Voltage (V _{CC}) | 3.0 | 3.3 | 3.6 | V |
| Operating Free Air | | | | |
| Temperature (T _A) | -10 | +25 | +70 | °C |
| Receiver Input Range | 0 | | 2.4 | V |
| Supply Noise Voltage (V _{CC}) | | | 100 | ${\rm mV}_{\rm PP}$ |

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol | Parameter | Conditio | Min | Тур | Max | Units | |
|----------------------------|-----------------------------------|----------------------------------|---|------|------|-------|----|
| CMOS/TTL DC SPECIFICATIONS | | | | | | | |
| V _{OH} | High Level Output Voltage | $I_{OH} = -0.4 \text{ mA}$ | 2.7 | 3.3 | | V | |
| V _{OL} | Low Level Output Voltage | I _{OL} = 2 mA | | | 0.06 | 0.3 | V |
| I _{os} | Output Short Circuit Current | V _{OUT} = 0V | | | -60 | -120 | mA |
| LVDS RE | CEIVER DC SPECIFICATIONS | | | • | | | |
| V _{TH} | Differential Input High Threshold | V _{CM} = +1.2V | | | | +100 | mV |
| V _{TL} | Differential Input Low Threshold | | | -100 | | | mV |
| I _{IN} | Input Current | $V_{IN} = +2.4V, V_{CC} = 3.6$ | V _{IN} = +2.4V, V _{CC} = 3.6V | | | ±10 | μA |
| | | $V_{IN} = 0V, V_{CC} = 3.6V$ | | | | ±10 | μA |
| RECEIVE | R SUPPLY CURRENT | | | • | | • | |
| ICCRW | Receiver Supply Current | C _L = 8 pF, | f = 32.5 MHz | | 49 | 65 | mA |
| | Worst Case | Worst Case Pattern, | f = 37.5 MHz | | 53 | 70 | mA |
| | | DS90CF386 (Figures | f = 65 MHz | | 81 | 105 | mA |
| | | 1, 4) | f = 85 MHz | | TBD | TBD | mA |
| ICCRW | Receiver Supply Current | C _L = 8 pF, | f = 32.5 MHz | | 49 | 55 | mA |
| | Worst Case | Worst Case Pattern, | f = 37.5 MHz | | 53 | 60 | mA |
| | | DS90CF366 (Figures 1, 4) | f = 65 MHz | | 78 | 90 | mA |
| | | | f = 85 MHz | | TBD | TBD | mA |
| ICCRG | Receiver Supply Current, 16 | C _L = 8 pF, | f = 32.5 MHz | | 28 | 45 | mA |
| | Grayscale | 16 Grayscale Pattern, | f = 37.5 MHz | | 30 | 47 | mA |
| | | (Figures 2, 3, 4) | f = 65 MHz | | 43 | 60 | mA |
| | | | f = 85 MHz | | TBD | TBD | mA |
| ICCRZ | Receiver Supply Current | Power Down = Low | | | 10 | 55 | μA |
| | Power Down | Receiver Outputs Stay Low during | | | | | |
| | | Power Down Mode | | | | | |

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 3.3V and T_A = +25C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and Δ V_{OD}).

Receiver Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Min | Тур | Max | Units | |
|--------|---|------------|-------|-------|-------|----|
| CLHT | CMOS/TTL Low-to-High Transition Time (Figure 4) | | | 2 | TBD | ns |
| CHLT | CMOS/TTL High-to-Low Transition Time (Figure 4) | | | 1.8 | TBD | ns |
| RSPos0 | Receiver Input Strobe Position for Bit 0 (Figure | 0.54 | 0.84 | 1.14 | ns | |
| | 11,Figure 12) | | | | | |
| RSPos1 | Receiver Input Strobe Position for Bit 1 | 2.22 | 2.52 | 2.82 | ns | |
| RSPos2 | Receiver Input Strobe Position for Bit 2 | 3.9 | 4.2 | 4.5 | ns | |
| RSPos3 | Receiver Input Strobe Position for Bit 3 | 5.58 | 5.88 | 6.18 | ns | |
| RSPos4 | Receiver Input Strobe Position for Bit 4 | 7.26 | 7.56 | 7.86 | ns | |
| RSPos5 | Receiver Input Strobe Position for Bit 5 | | 8.94 | 9.24 | 9.54 | ns |
| RSPos6 | Receiver Input Strobe Position for Bit 6 | 10.62 | 10.92 | 11.22 | ns | |
| RSKM | RxIN Skew Margin (Note 4) (Figure 13) | 340 | | | ps | |
| RCOP | RCOP RxCLK OUT Period (Figure 5) | | | | 50 | ns |
| RCOH | RxCLK OUT High Time (Figure 5) | f = 85 MHz | 3.7 | 5 | 6.3 | ns |
| RCOL | RxCLK OUT Low Time (Figure 5) | | 3.7 | 5 | 6.3 | ns |
| RSRC | RxOUT Setup to RxCLK OUT (Figure 5) | | 4 | | | ns |
| RHRC | RxOUT Hold to RxCLK OUT (Figure 5) | 4 | | | ns | |
| RCCD | D RXCLK IN to RxCLK OUT Delay 25°C, V _{CC} = 3.3V (Figure 6) | | | 5.0 | TBD | ns |
| RPLLS | PLLS Receiver Phase Lock Loop Set (Figure 7) | | | | 10 | ms |
| RPDD | DD Receiver Power Down Delay (Figure 10) | | | | 1 | μs |

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 250 ps).

AC Timing Diagrams




FIGURE 1. "Worst Case" Test Pattern






FIGURE 2. "16 Grayscale" Test Pattern (DS90CF386)(Notes 5, 6, 7, 8)

www.national.com

AC Timing Diagrams (Continued)




FIGURE 3. "16 Grayscale" Test Pattern (DS90CF366)(Notes 5, 6, 7, 8)

Note 5: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 6: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 7: Figures 1, 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 8: Recommended pin to signal mapping. Customer may choose to define differently.




FIGURE 4. DS90CF386/DS90CF366 (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 5. DS90CF386/DS90CF366 (Receiver) Setup/Hold and High/Low Times

AC Timing Diagrams (Continued)




FIGURE 6. DS90CF386/DS90CF366 (Receiver) Clock In to Clock Out Delay




FIGURE 7. DS90CF386/DS90CF366 (Receiver) Phase Lock Loop Set Time




FIGURE 8. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF386




FIGURE 9. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF366






FIGURE 10. DS90CF386/DS90CF366 (Receiver) Power Down Delay


DS100869-10



www.national.com



AC Timing Diagrams (Continued)



C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max Tppos — Transmitter output pulse position (min and max)

RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note 9) + ISI (Inter-symbol interference) (Note 10)

Cable Skew — typically 10 ps-40 ps per foot, media dependent

Note 9: Cycle-to-cycle jitter is less than TBD ps at 85 MHz.

FIGURE 13. Receiver LVDS Input Skew Margin


DS90CF386 Pin Description—24-Bit FPD Link Receiver


| Pin Name | I/O | No. | Description |
|---------------------|-----|-----|---|
| RxIN+ | I | 4 | Positive LVDS differential data inputs. |
| RxIN- | ı | 4 | Negative LVDS differential data inputs. |
| RxOUT | 0 | 28 | TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 3 control lines — FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable). |
| RxCLK IN+ | ı | 1 | Positive LVDS differential clock input. |
| RxCLK IN- | ı | 1 | Negative LVDS differential clock input. |
| FPSHIFT OUT | 0 | 1 | TTL level clock output. The falling edge acts as data strobe. Pin name RxCLK OUT. |
| PWR DOWN | ı | 1 | TTL level input. When asserted (low input) the receiver outputs are low. |
| V _{cc} | I | 4 | Power supply pins for TTL outputs. |
| GND | I | 5 | Ground pins for TTL outputs. |
| PLL V _{CC} | I | 1 | Power supply for PLL. |
| PLL GND | I | 2 | Ground pin for PLL. |
| LVDS V cc | I | 1 | Power supply pin for LVDS inputs. |
| LVDS GND | I | 3 | Ground pins for LVDS inputs. |


www.national.com

| DS90CF366 Pin Description—18-Bit FPD Link Receiver | | | | |
|--|-----|-----|---|--|
| Pin Name | I/O | No. | Description | |
| RxIN+ | ı | 3 | Positive LVDS differential data inputs. | |
| RxIN- | I | 3 | Negative LVDS differential data inputs. | |
| RxOUT | 0 | 21 | TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines — FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable). | |
| RxCLK IN+ | 1 | 1 | Positive LVDS differential clock input. | |
| RxCLK IN- | 1 | 1 | Negative LVDS differential clock input. | |
| FPSHIFT OUT | 0 | 1 | TTL level clock output. The falling edge acts as data strobe. Pin name RxCLK OUT. | |
| PWR DOWN | I | 1 | TTL level input. When asserted (low input) the receiver outputs are low. | |
| V _{cc} | I | 4 | Power supply pins for TTL outputs. | |
| GND | I | 5 | Ground pins for TTL outputs. | |
| PLL V _{CC} | I | 1 | Power supply for PLL. | |
| PLL GND | I | 2 | Ground pin for PLL. | |
| LVDS V cc | I | 1 | Power supply pin for LVDS inputs. | |
| LVDS GND | I | 3 | Ground pins for LVDS inputs. | |


Pin Diagram







Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



48-Lead Molded Thin Shrink Small Outline Package, JEDEC Order Number DS90CF366MTD NS Package Number MTD48

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179