DS75160A/DS75161A/DS75162A IEEE-488 GPIB Transceivers

General Description

This family of high-speed-Schottky 8-channel bi-directional transceivers is designed to interface TTL/MOS logic to the IEEE Standard 488-1978 General Purpose Interface Bus (GPIB). PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. The IEEE-488 required bus termination is provided internally with an active turn-off feature which disconnects the termination from the bus when $V_{\rm CC}$ is removed.


The General Purpose Interface Bus is comprised of 16 signal lines — 8 for data and 8 for interface management. The data lines are always implemented with DS75160A, and the management lines are either implemented with DS75161A in a single-controller system, or with DS75162A in a multicontroller system.

Features

- 8-channel bi-directional non-inverting transceivers
- Bi-directional control implemented with TRI-STATE® output design
- Meets IEEE Standard 488-1978
- High-speed Schottky design
- Low power consumption
- High impedance PNP inputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- On-chip bus terminators
- No bus loading when V_{CC} is removed
- Pin selectable open collector mode on DS75160A driver outputs
- Accommodates multi-controller systems

Connection Diagrams






Top View

Order Number DS75160AN or DS75160AWM See NS Package Number M20B or N20A

TI /F/5804-1


Dual-In-Line Package



TL/F/5804-15

Order Number DS75162AWM, DS75162AN See NS Package Number M24B or N24B

Dual In-Line Package



TL/F/5804-16

Order Number DS75161AN or DS75161AWM See NS Package Number M20B or N20B

TRI-STATE® is a registered trademark of National Semiconductor Corporation

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{CC} 7.0V
Input Voltage 5.5V
Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering, 4 sec.) 260°C

Maximum Power Dissipation* at 25°C

Molded Package 1897 mW

*Derate molded package 15.2 mW/°C above 25°C.

Operating Conditions

	Min	Max	Units
V _{CC} , Supply Voltage	4.75	5.25	V
T _A , Ambient Temperature	0	70	°C
IOL, Output Low Current			
Bus		48	mA
Terminal		16	mA

Electrical Characteristics (Notes 2 and 3)

Symbol	Parame	eter		Min	Тур	Max	Units	
V _{IH}	High-Level Input Vol	tage			2			٧
V _{IL}	Low-Level Input Volt	age					0.8	٧
V _{IK}	Input Clamp Voltage		$I_{\parallel} = -18 \text{ mA}$			-0.8	-1.5	٧
V _{HYS}	Input Hysteresis	Bus			400	500		mV
V _{OH}	High-Level	Terminal	$I_{OH} = -800$	μΑ	2.7	3.5		٧
	Output Voltage	Bus (Note 5)	$I_{OH} = -5.2 r$	mA	2.5	3.4		'
V _{OL}	Low-Level	Terminal	I _{OL} = 16 mA			0.3	0.5	
	Output Voltage	Bus	I _{OH} = 48 mA			0.4	0.5	"
lін	High-Level	Torminal and	V _I = 5.5V			0.2	100	μΑ
	Input Current Terminal and TE, PE, DC,		V _I = 2.7V			0.1	20	μΑ
I _{IL}	Low-Level Input Current	SC Inputs	V _I = 0.5V			-10	-100	μА
V _{BIAS}	Terminator Bias Voltage at Bus Port		Driver Disabled	I _{I(bus)} = 0 (No Load)	2.5	3.0	3.7	٧
I _{LOAD}	Terminator			$V_{I(bus)} = -1.5V \text{ to } 0.4V$	-1.3			
	Bus Loading			$V_{l(bus)} = 0.4V \text{ to } 2.5V$			-3.2	
Current	Bus	Driver Disabled	$V_{I(bus)} = 2.5V \text{ to } 3.7V$			2.5 -3.2	mA	
				$V_{l(bus)} = 3.7V \text{ to 5V}$	0		2.5	
				$V_{l(bus)} = 5V \text{ to } 5.5V$	0.7		2.5	
			$V_{CC} = 0V, V_{I}$	(bus) = 0V to 2.5V			40	μΑ
los	Short-Circuit	Terminal	$V_1 = 2V, V_0 =$	= 0V (Note 4)	-15	-35	-75	mA.
	Output Current	Bus (Note 5)			-35	-75	-150	""
I _{CC} Supply Current		DS75160A	Transmit, TE = 2V, PE = 2V, V_1 = 0.8V			85	125	
		20731007	Receive, TE = 0.8V, PE = 2V, V _I = 0.8V			70	100	mA
		DS75161A	TE = 0.8V, D		84	125	ША	
		DS75162A	TE = 0.8V, D	$C = 0.8V, SC = 2V, V_1 = 0.8V$		85	125	
C _{IN}	Bus-Port Capacitance	Bus	V _{CC} = 5V or f = 1 MHz	$0V, V_{I} = 0V \text{ to } 2V,$		20	30	pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C temperature range and the 4.75V to 5.25V power supply range. All typical values are for $T_A = 25$ °C and $V_{CC} = 5.0$ V.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: This characteristic does not apply to outputs on DS75161A and DS75162A that are open collector.


Swit	tching Character	ristics	$V_{\rm CC} = 5.0$	$V \pm 5\%, T_A =$							I			
Symbol	Parameter	From	To Conditions		DS75160A		DS75161A			DS75162A			Units	
t _{PLH}	Propagation Delay Time, Low to High Level Output	Terminal	Bus	$V_L = 2.3V$ $R_L = 38.3\Omega$	Min	Typ	Max 20	Min	Typ	Max 20	Min	Typ 10	Max 20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Terrima	Dus	C _L = 30 pF Figure 1		14	20		14	20		14	20	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Bus	Terminal	$V_L = 5.0V$ $R_L = 240\Omega$		14	20		14	20		14	20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Buo	Torrina	C _L = 30 pF Figure 2		10	20		10	20		10	20	ns
t _{PZH}	Output Enable Time to High Level			$V_I = 3.0V$ $V_L = 0V$		19	32		23	40		23	40	ns
t _{PHZ}	Output Disable Time From High Level	TE, DC, or SC	Bus	$R_L = 480\Omega$ $C_L = 15 pF$ Figure 1		15	22		15	25		15	25	ns
t _{PZL}	Output Enable Time to Low Level	(Note 2) (Note 3)		$V_I = 0V$ $V_L = 2.3V$		24	35		28	48		28	48	ns
t _{PLZ}	Output Disable Time From Low Level			$R_L = 38.3\Omega$ $C_L = 15 pF$ Figure 1		17	25		17	27		17	27	ns
t _{PZH}	Output Enable Time to High Level			$V_I = 3.0V$ $V_L = 0V$		17	33		18	40		18	40	ns
t _{PHZ}	Output Disable Time From High Level	TE, DC, or SC	Terminal	$R_L = 3 k\Omega$ $C_L = 15 pF$ Figure 1		15	25		22	33		22	33	ns
t _{PZL}	Output Enable Time to Low Level	(Note 2) (Note 3)		$V_I = 0V$ $V_L = 5V$		25	39		28	52		28	52	ns
t _{PLZ}	Output Disable Time From Low Level			$R_L = 280\Omega$ $C_L = 15 pF$ Figure 1		15	27		20	35		20	35	ns
t _{PZH}	Output Pull-Up Enable Time (DS75160A Only)	PE	Bus	$V_I = 3V$ $V_L = 0V$		10	17		NA			NA		ns
t _{PHZ}	Output Pull-UP Disable Time (DS75160A Only)	(Note 2)	543	$R_L = 480\Omega$ $C_L = 15 pF$ Figure 1		10	15		NA			NA		ns


Note 1: Typical values are for $V_{CC}=5.0V$ and $T_A=25^{\circ}C$ and are meant for reference only.

Note 2: Refer to Functional Truth Tables for control input definition.

Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the V_I voltage source when the output connected to that input becomes active.

Switching Load Configurations





Functional Description

DS75160A

This device is an 8-channel bi-directional transceiver with one common direction control input, denoted TE. When used to implement the IEEE-488 bus, this device is connected to the eight data bus lines, designated $\mathrm{DIO_1-DIO_8}$. The port connections to the bus lines have internal terminators, in accordance with the IEEE-488 Standard, that are deactivated when the device is powered down. This feature guarantees no bus loading when $V_{CC}=0V$. The bus port outputs also have a control mode that either enables or disables the active upper stage of the totem-pole configuration. When this control input, denoted PE, is in the high state, the bus outputs operate in the high-speed totem-pole mode. When PE is in the low state, the bus outputs operate as open collector outputs which are necessary for parallel nolling

DS75161A

This device is also an 8-channel bi-directional transceiver which is specifically configured to implement the eight management signal lines of the IEEE-488 bus. This device, paired with the DS75160A, forms the complete 16-line interface between the IEEE-488 bus and a single controller instrumentation system. In compliance with the system organization of the management signal lines, the SRQ, NDAC, and NRFD bus port outputs are open collector. In contrast to the DS75160A, these open collector outputs are a fixed configuration. The direction control is divided into three groups. The DAV, NDAC, and NRFD transceiver directions are controlled by the TE input. The ATN, SRQ, REN, and IFC transceiver directions are controlled by the DC input. The EOI transceiver direction is a function of both the TE and DC inputs, as well as the logic level present on the ATN channel. The port connections to the bus lines have internal terminators identical to the DS75160A.


DS75162A

This device is identical to the DS75161A, except that an additional direction control input is provided, denoted SC. The SC input controls the direction of the REN and IFC transceivers that are normally controlled by the DC input on the DS75161A. This additional control function is instrumental in implementing multiple controller systems.

Table of Signal Line Abbreviations

Signal Line Classi- fication	Mne- monic	Definition	Device		
	DC	Direction Control	DS75161A/ DS75162A		
Control	PE	Pull-Up Enable	DS75160A		
Signals	TE	Talk Enable	All		
	SC	System Controller	DS75162A		
Data	B1-B8	Bus Side of Device			
I/O Ports	D1-D8	Terminal Side of Device	DS75160A		
	ATN	Attention			
	DAV	Data Valid	DS75161A/ DS75162A		
	EOI	End or Identify			
Management	IFC	Interface Clear			
Signals	NDAC	Not Data Accepted			
	NRFD	Not Ready for Data			
	REN	Remote Enable			
	SRQ	Service Request			


Logic Diagrams






Note 3: Driver and receiver outputs are totem-pole configurations
Note 4: The driver outputs of DS75160A can have their active pull-ups
disabled by switching the PE input (pin 1) to the logic low state. This
mode configures the outputs as open collector.

TL/F/5804-4



Switching Waveforms

Transmit Propagation Delays




TL/F/5804-10

Receive Propagation Delays



TL/F/5804-11


Terminal Enable/Disable Times



TL/F/5804-12

TL/F/5804-13


Bus Enable/Disable Times



*Input signal: f = 1.0 MHz, 50% duty cycle, $t_{\text{f}}=t_{\text{f}}\leq$ 5 ns

Performance Characteristics

Bus Port Load Characteristics



TL/F/5804-14

Refer to Electrical Characteristics table

Functional Truth Tables

DS75160A

Contro	•	Da	ata Transceivers
TE	PE	Direction	Bus Port Configuration
Н	Н	Т	Totem-Pole Output
Н	L	Т	Open Collector Output
L	X	R	Input

DS75161A

Contro	ol Input	Level			Transceiver Signal Direction						
TE	DC	ATN	ATN*		REN	IFC	SRQ	NRFD	NDAC	DAV	
Н	Н		R		R	R	Т	R	R	Т	
Н	L		Т		Т	Т	R	R	R	Т	
L	Н		R		R	R	Т	Т	Т	R	
L	L		Т		Т	Т	R	Т	Т	R	
Н	Х	Н		Т							
L	Х	Н		R							
X	Н	L		R							
X	L	L		Т							

DS75162A

Con		Transceiver Signal Direction									
sc	TE	DC	АТ	ATN*		REN	IFC	SRQ	NRFD	NDAC	DAV
Н	н	Н		R		Т	Т	Т	R	R	Т
Н	Н	L		Т		Т	Т	R	R	R	Т
Н	L	Н		R		Т	Т	Т	Т	Т	R
Н	L	L		Т		Т	Т	R	Т	Т	R
L	Н	Н		R		R	R	Т	R	R	Т
L	Н	L		Т		R	R	R	R	R	Т
L	L	Н		R		R	R	Т	Т	Т	R
L	L	L		Т		R	R	R	Т	Т	R
Х	Н	Х	Н		Т						
X	L	Х	Н		R						
X	Х	Н	L		R						
X	Χ	L	L		Т						

H = High level input


 $L = \ Low \ level \ input$


X = Don't care

T = Transmit, i.e., signal outputted to bus

 $[\]mathsf{R} \,=\, \mathsf{Receive, i.e., signal outputted to terminal}$

^{*}The ATN signal level is sensed for internal multiplex control of EOI transmission direction logic.





Molded Dual-In-Line Package (N) Order Number DS75162AN NS Package Number N22A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Fax: +49 (0) 180-530 so so Email: europe.support@nsc.com Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-532 95 58 Italiano Tel: +49 (0) 180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2308
Fax: 81-043-299-2408