February 1996

National Semiconductor

DS3893A BTL TURBOTRANSCEIVER™

General Description

The TURBOTRANSCEIVER is designed for use in very high speed bus systems. The bus terminal characteristics of the TURBOTRANSCEIVER are referred to as "Backplane Transceiver Logic" (BTL). BTL is a new logic signaling standard that has been developed to enhance the performance of backplane buses. BTL compatible transceivers feature low output capacitance drivers to minimize bus loading, a 1V nominal signal swing for reduced power consumption and receivers with precision thresholds for maximum noise immunity. This new standard eliminates the settling time delays, that severely limit the TTL bus performance, to provide significantly higher bus transfer rates.

The TURBOTRANSCEIVER is compatible with the requirements of the proposed IEEE 896 Futurebus draft standard. It is similar to the DS3896/97 BTL TRAPEZOIDAL Transceivers but the trapezoidal feature has been removed to improve the propagation delay. A stripline backplane is therefore required to reduce the crosstalk induced by the faster rise and fall times. This device can drive a 10 Ω load with a typical propagation delay of 3.5 ns for the driver and 5 ns for the receiver.

When multiple devices are used to drive a parallel bus, the driver enables can be tied together and used as a common control line to get on and off the bus. The driver enable delay is designed to be the same as the driver propagation delay in order to provide maximum speed in this configuration. The low input current on the enable pin eases the drive required for the common control line.

The bus driver is an open collector NPN with a Schottky diode in series to isolate the transistor output capacitance from the bus when the driver is in the inactive state. The active output low voltage is typically 1V. The bus is intended to be operated with termination resistors (selected to match the bus impedance) to 2.1V at both ends. Each of the resistors can be as low as 20Ω .

Features

- Fast single ended transceiver (typical driver enable and receiver propagation delays are 3.5 ns and 5 ns)
- Backplane Transceiver Logic (BTL) levels (1V logic swing)
- Less than 5 pF bus-port capacitance
- \blacksquare Drives densely loaded backplanes with equivalent load impedances down to 10 Ω
- 4 transceivers in 20 pin PCC package
- Specially designed for stripline backplanes
- Separate bus ground returns for each driver to minimize ground noise
- High impedance, MOS and TTL compatible inputs
- TRI-STATE[®] control for receiver outputs
- Built-in bandgap reference provides accurate receiver threshold
- Glitch free power up/down protection on all outputs
- Oxide isolated bipolar technology



© 1996 National Semiconductor Corporation TL/F/8698

RRD-B30M36/Printed in U. S. A.

http://www.national.com

DS3893A BTL TURBOTRANSCEIVER

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	6.5V
Control Input Voltage	5.5V
Driver Input and Receiver Output	5.5V
Driver Output Receiver Input Clamp Current	\pm 15 mA
Power Dissipation at 70°C	900 mW

Storage Temperature Range -65°C t Lead Temperature (Soldering, 3 sec.)

-65°C to +150°C 260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V _{CC}	4.5	5.5	V
Bus Termination Voltage (V _T)	2.0	2.2	V
Operating Free Air Temperature	0	70	°C

Electrical Characteristics (Notes 2, 3 and 4) T_A = 0 to $+70^\circ\text{C},\,V_{CC}$ = 5V $\pm10\%$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER A	AND CONTROL INPUT: (DE, RE, Dr)		•	•	
VIH	Input High Voltage		2.0			V
VIL	Input Low Voltage				0.8	V
lı	Input Leakage Current	$DE = \overline{RE} = Dn = V_{CC}$			100	μΑ
I _{IH}	Input High Current	$DE = \overline{RE} = Dn = 2.5V$			20	μΑ
IIL	Dn Input Low Current	$Dn = 0.5V, DE = V_{CC} = Max$			-200	μΑ
	DE Input Low Current	$DE=0.5V, Dn=V_{CC}=Max$			-500	μΑ
	RE Input Low Current	$\overline{\text{RE}} = 0.5 \text{V}, \text{V}_{\text{CC}} = \text{Max}$			-100	μΑ
V _{CL}	Input Diode Clamp Voltage	$I_{clamp} = -12 \text{ mA}$			-1.2	V
DRIVER C	OUTPUT/RECEIVER INPUT: (Bn)					
V _{OLB} Output Low Bus Voltage	$\begin{array}{l} Dn = DE = V_{IH} \textit{(Figure 2)} \\ R_{T} = 10\Omega, V_{T} = 2.2V \end{array}$	0.75	1.0	1.2	v	
		$\begin{array}{l} Dn = DE = V_{IH} \textit{(Figure 2)} \\ R_{T} = 18.5\Omega, V_{T} = 2.14 \end{array}$	0.75	1.0	1.1	v
I _{ILB}	Output Bus Current (Power On)	$Dn = DE = 0.8V, V_{CC} = Max$ Bn = 0.75V	-250		100	μA
I _{IHB}	Output Bus Current (Power Off)	$\begin{array}{l} Dn=DE=0.8V, V_{CC}=0V\\ Bn=1.2V \end{array}$			100	μA
V _{OCB}	Driver Output Positive Clamp	$V_{CC} = Max \text{ or } 0V, Bn = 1 \text{ mA}$			2.9	V
		$V_{CC} = Max \text{ or } 0V, Bn = 10 \text{ mA}$			3.2	V
V _{OHB}	Output High Bus Voltage	$V_{CC} = Max, Dn = 0.8V$ (Figure 2) $V_T = 2.0V, R_T = 10\Omega$	1.90			v
V _{TH}	Receiver Input Threshold		1.47	1.55	1.62	V
RECEIVE	R OUTPUT: (Rn)					
V _{OH}	Voltage Output High	$Bn = 1.2V, I_{oh} = -3 \text{ mA}, \overline{RE} = 0.8V$	2.5V			V
V _{OL}	Voltage Output Low	$Bn = 2V, I_{ol} = 6 \text{ mA}, \overline{RE} = 0.8V$		0.35	0.5	V
I _{OZ}	TRI-STATE Leakage	$V_0 = 2.5V, \overline{RE} = 2V$			20	μΑ
		$V_0 = 0.5V, \overline{RE} = 2V$			-20	μΑ
IOS	Output Short Circuit Current (Note 5)	$\label{eq:Bn} \begin{array}{l} Bn = 1.2V, V_o = 0V \\ \overline{RE} = 0.8V, V_{CC} = Max \end{array}$	-80	-120	-200	mA
ICC	Supply Current	$Dn = DE = \overline{RE} = V_{IH}, V_{CC} = Max$		70	95	mA

Note 1: "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for V_{CC} = 5V and T_A = 25°C.

Note 4: Unused inputs should not be left floating. Tie unused inputs to either V_{CC} or GND thru a resistor.

Note 5: Only one output at a time should be shorted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER: (Figures 3 and 6)					
t _{PHL}	Driver Input to Output	V_{T} = 2V R_{T} = 10 $\Omega,$ C_{L} = 30 pF, DE = 3V	1	3.5	7	ns
t _{PLH}	Driver Input to Output	V_T = 2V, R_T = 10 Ω , C_L = 30 pF, DE = 3V	1	3.5	7	ns
t _r	Output Rise time	V_T = 2V, R_T = 10 Ω , C_L = 30 pF, DE = 3V	1	2	5	ns
t _f	Output Fall Time	$V_T=2V, R_T=10\Omega, C_L=30 \text{ pF, DE}=3V$	1	2	5	ns
t _{skew}	Skew Between Drivers in Same Package	(Note 1)		1		ns
DRIVER E	NABLE: (Figures 3 and 6)				-	
t _{PHL}	Enable Delay	V_T = 2V, R_T = 10 Ω , C_L = 30 pF, Dn = 3V	1	3.5	7	ns
t _{PLH}	Disable Delay	V_T = 2V, R_T = 10 Ω , C_L = 30 pF, Dn = 3V	1	3.5	7	ns
RECEIVE	R: (<i>Figures 4</i> and 7)					
t _{PHL}	Receiver Input to Output	$C_L = 50 \text{ pF}, \overline{RE} = DE = 0.3 \text{V}, \text{ S3 Closed}$	2	5	8	ns
t _{PLH}	Receiver Input to Output	$C_L = 50 \text{ pF}, \overline{RE} = DE = 0.3 \text{V}, \text{S3 Open}$	2	5	8	ns
t _{skew}	Skew Between Receivers in Same Package	(Note 1)		1		ns
RECEIVE	R ENABLE: (<i>Figures 5</i> and 8)				-	
t _{ZL}	Receiver Enable to Output Low	$\begin{array}{l} C_L=50 \text{ pF, } R_L=500, \text{DE}=0.3 \text{V} \\ \text{S2 Open} \text{Bn}=2 \text{V} \end{array}$	2	6	12	ns
t _{ZH}	Receiver Enable to Output High	$C_L = 50 \text{ pF}, R_L = 500, DE = 0.3V$ S1 Open Bn = 1V	2	5	12	ns
t _{LZ}	Receiver Disable From Output Low	$\label{eq:CL} \begin{array}{l} C_L = 50 \text{ pF}, R_L = 500, DE = 0.3 \text{V} \\ \text{S2 Open} \text{Bn} = 2 \text{V} \end{array}$	1	5	8	ns
t _{HZ}	Receiver Disable From Output High	$\label{eq:CL} \begin{array}{l} C_L = 50 \text{ pF}, \text{R}_L = 500, \text{DE} = 0.3 \text{V} \\ \text{S1 Open} \text{Bn} = 1 \text{V} \end{array}$	1	4	8	ns
			Bn	$R_T = 10.4$), ,в, V _{ОНВ} Note: n = т∟	= 1, 2, 3, 4 /F/8698-2

http://www.national.com



http://www.national.com





http://www.national.com

FIGURE 10

TL/F/8698-11



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications