March 1997

National Semiconductor

DS26LV32AT **3V Enhanced CMOS Quad Differential Line Receiver**

General Description

Connection Diagram

RI 1-

RI 1-

RO 1 (3 EN (4)

R0 2 (5

R|2+(6)

RI 2 - (7 GND (8)

The DS26LV32A is a high speed guad differential CMOS receiver that meets the requirements of both TIA/EIA-422-B and ITU-T V.11. The CMOS DS26LV32AT features typical low static I_{CC} of 9 mA which makes it ideal for battery powered and power conscious applications. The TRI-STATE® enables, EN and EN*, allow the device to be active High or active Low. The enables are common to all four receivers.

The receiver output (RO) is guaranteed to be High when the inputs are left open. The receiver can detect signals as low as ±200 mV over the common mode range of ±10V. The receiver outputs (RO) are compatible with TTL and LVCMOS levels.

Dual-In-Line Package

Top View Order Number DS26LV32ATM or DS26LV32ATN See NS Package Number M16A or N16E

(16)V_{CC}

15) RI 4-14) RI 4-

(13) RO 4

(12) EN*

(11) RO 3 10) RI 3+

(9) RI 3-DS012908-1

Features

- Low Power CMOS design (30 mW typical)
- Interoperable with existing 5V RS-422 networks
- Industrial Temperature Range
- Meets TIA/EIA-422-B (RS-422) and ITU-T V.11 Recommendation
- 3.3V Operation
- ±7V Common Mode Range @ V_{ID} = 3V
- ±10V Common Mode Range @ V_{ID} = 0.2V
- Receiver OPEN input failsafe feature
- Guaranteed AC Parameter: Maximum Receiver Skew: 4 ns Maximum Transition Time: 10 ns
- Pin compatible with DS26C32AT
- 32 MHz Toggle Frequency
- > 6.5k ESD Tolerance (HBM)
- Available in SOIC Packaging

Truth Table

Enables		Inputs	Output
EN	EN*	RI+–RI–	RO
L	Н	Х	Z
All Other		$V_{ID} \ge +0.2V$	Н
Combinations of		$V_{ID} \leq -0.2V$	L
Enable Inputs		Open†	Н

† Open, not terminated

L = Logic Low H = Logic High

X = Irrelevant Z = TRI-STATE

DS26LV32AT 3V Enhanced CMOS Quad Differential Line Receiver

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1998 National Semiconductor Corporation DS012908 www.national.com

Absolute Maximum Ratings (Note 1)

.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7V
Enable Input Voltage (EN, EN*)	–0.5V to V _{CC} +0.5V
Receiver Input Voltage (VID: RI+, RI-)	±14V
Receiver Input Voltage	
(VCM: RI+, RI–)	±14V
Receiver Output Voltage (RO)	–0.5V to V _{CC} +0.5V
Receiver Output Current (RO)	±25 mA Maximum
Maximum Package Power Dissipation	@ +25°C
M Package	1190 mW
N Package	1645 mV
Derate M Package 9.8 mW/°C above	+25°C
Derate N Package 13.9 mW/°C above	+25°C

Storage Temperature Range	–65°C to +150°C
Lead Temperature Range Soldering (4 Sec.)	+260°C
ESD Ratings (HBM, 1.5 kΩ, 100 pF)	
Receiver Inputs and Enables	≥ 6.5 kV
Other Pins	$\ge 2 \text{ kV}$

Recommended Operating Conditions

	Min	Тур	Мах	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air				
Temperature (T _A)	-40	+25	+85	°C

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V _{TH}	Differential Input Threshold	V _{OUT} = V _{OH} or V _{OL}		-200	±17.5	+200	mV
		$V_{CM} = -7V$ to $+7V$	RI+, RI–				
V _{HY}	Hysteresis	V _{CM} = 1.5V			35		mV
VIH	Minimum High Level			2.0			V
	Input Voltage		EN, EN*				
VIL	Maximum Low Level					0.8	V
	Input Voltage						
R _{IN}	Input Resistance	$V_{IN} = -7V, +7V$	5.	5.0	8.5		kΩ
		(Other Input = GND)					
I _{IN}	Input Current	V _{IN} = +10V		0	1.1	1.8	mA
	(Other Input = 0V,	$V_{IN} = +3V$	RI+, RI–	0	0.27		mA
	Power On, or	V _{IN} = 0.5V	1		-0.02		mA
	$V_{CC} = 0V$	$V_{IN} = -3V$		0	-0.43		mA
		$V_{IN} = -10V$		0	-1.26	-2.2	mA
I _{EN}	Input Current	$V_{IN} = 0V$ to V_{CC}	EN, EN*			±1	μA
V _{он}	High Level Output Voltage	$I_{OH} = -6 \text{ mA}, V_{ID} = +1 \text{V}$		2.4	3		V
		$I_{OH} = -6 \text{ mA}, V_{ID} = OPEN$					
V _{он}	High Level Output Voltage	$I_{OH} = -100 \ \mu A, \ V_{ID} = +1V$			V _{CC} -0.1		V
		$I_{OH} = -100 \ \mu A, \ V_{ID} = OPEN$	RO				
V _{OL}	Low Level Output Voltage	$I_{OL} = +6 \text{ mA}, V_{ID} = -1 \text{V}$			0.13	0.5	V
l _{oz}	Output TRI-STATE Leakage	$V_{OUT} = V_{CC}$ or GND				±50	μA
	Current	$EN = V_{IL}, EN^* = V_{IH}$					
I _{sc}	Output Short Circuit Current	$V_{O} = 0V, V_{ID} \ge 200 \text{ mV} \text{ (Note 4)}$		-10	-35	-70	mA
I _{cc}	Power Supply Current	No Load, All RI+, R1- = OPEN,	V _{cc}		9	15	mA
		EN, EN [*] = V_{CC} or GND					

Electrical Characteristics (Notes 2, 3) Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL}	Propagation Delay	C _L = 15 pF (<i>Figures 1, 2</i>)	6	17.5	35	ns
	High to Low					
t _{PLH}	Propagation Delay]	6	17.8	35	ns
	Low to High					
t _r	Rise Time (20% to 80%)			4.1	10	ns
t _f	Fall Time (80% to 20%)]		3.3	10	ns
t _{PHZ}	Disable Time	C _L = 50 pF (<i>Figures 3, 4</i>)			40	ns
t _{PLZ}	Disable Time				40	ns
t _{PZH}	Enable Time				40	ns
t _{PZL}	Enable Time				40	ns
t _{sk1}	Skew, t _{PHL} - t _{PLH} (Note 5)	C _L = 15 pF		0.3	4	ns
t _{sk2}	Skew, Pin to Pin (Note 6)			0.6	4	ns
t _{sкз}	Skew, Part to Part (Note 7)]		7	17	ns
f _{MAX}	Maximum Operating Frequency (Note 8)	C _L = 15 pF	32			MHz

Note 1: "Absolute Maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except VID.

Note 3: All typicals are given for: V_{CC} = +3.3V, T_A = +25 $^\circ\text{C}.$

Note 4: Short one output at a time to ground. Do not exceed package.

Note 5: t_{SK1} is the $\left|t_{PHL}-t_{PLH}\right|$ of a channel.

Note 6: t_{SK2} is the maximum skew between any two channels within a device, either edge.

Note 7: t_{SK3} is the difference in propagation delay times between any channels of any devices. This specification (maximum limit) applies to devices within $V_{CC} \pm 0.1V$ of one another, and a Delta $T_A = \pm 5$ °C (between devices) within the operating temperature range. This parameter is guaranteed by design and characterization. **Note 8:** All channels switching, Output Duty Cycle criteria is 40%/60% measured at 50%. Input = 1V to 2V, 50% Duty Cycle, $t_r/t_f \le 5$ ns. This parameter is guaranteed by design and characterization.

Parameter Measurement Information







FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit (Notes 9, 10)

www.national.com




www.national.com






www.national.com

6





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.