


# DS1651/DS3651 Quad High Speed MOS Sense Amplifiers

#### **General Description**

The DS1651/DS3651 is TTL compatible high speed circuits intended for sensing in a broad range of MOS memory system applications. Switching speeds have been enhanced over conventional sense amplifiers by application of Schottky technology, and TRI-STATE® strobing is incorporated, offering a high impedance output state for bused organization.

The DS1651/DS3651 has active pull-up outputs and offers open collector outputs providing implied "AND" operations.



Features ■ High speed

TTL compatible

■ Input sensitivity — ±7 mV

■ Standard supply voltages — ±5V

TRI-STATE outputs for high speed buses

■ Pin and function compatible with MC3430

©1995 National Semiconductor Corporation TL/F/7528

RRD-B30M105/Printed in U. S. A.

June 1990

## Absolute Maximum Ratings (Note 1)

### **Operating Conditions**

If Military/Aerospace specified device	es are required,		Min	Max	Unit
please contact the National Semi	conductor Sales	Supply Voltage (V <sub>CC</sub> )			
Office/Distributors for availability and specifications.		DS1651	4.5	5.5	V
Power Supply Voltages		DS3651	4.75	5.25	V
V <sub>CC</sub>	+7 V <sub>DC</sub>	Supply Voltage (V <sub>EE</sub> )			
V <sub>EE</sub>	$-7 V_{DC}$	DS1651	-4.5	-5.5	V
Differential-Mode Input Signal Voltage		DS3651	-4.75	-5.25	V
Range, V <sub>IDR</sub>	$\pm$ 6 V <sub>DC</sub>	Operating Temperature $(T_A)$			
Common-Mode Input Voltage Range, $V_{IC}$	R ±5 V <sub>DC</sub>	DS1651	-55	+ 125	°C
Strobe Input Voltage, VI(S)	5.5 V <sub>DC</sub>	DS3651	0	+70	°C
Strobe Temperature Range	-65°C to +150°C	Output Load Current, (I <sub>OL</sub> )		16	mA
Maximum Power Dissipation* at 25°C		Differential Mode Input			
Cavity Package	1509 mW	Voltage Range, (V <sub>IDR</sub> )	-5.0	+ 5.0	V
Molded Package	1476 mW	Common-Mode Input			
Lead Temp. (Soldering, 10 seconds)	300°C	Voltage Range, (V <sub>ICR</sub> )	-3.0	+ 3.0	V
* Derate cavity package 10.1 mW/°C above 25°C; derate molded package		Input Voltage Range (Any			
11.8 mW/°C above 25°C.		Input to GND), (VIR)	-5.0	+ 3.0	V

#### **Electrical Characteristics**

 $V_{CC}$  = 5  $V_{DC},\,V_{EE}$  =  $\,-5$   $V_{DC},\,Min\,\leq\,T_A\,\leq\,Max,$  unless otherwise noted (Notes 2 and 3)

Symbol	Parameter	Conditions			Min	Тур	Max	Uni
V <sub>IS</sub>	Input Sensitivity, (Note 5) (Common-Mode Voltage Range) VICR = $-3V \le V_{IN} \le +3V$ )	$\label{eq:min} \begin{array}{l} Min \leq V_{CC} \leq Max \\ Min \geq V_{EE} \geq Max \end{array}$					±7.0	mV
V <sub>IO</sub>	Input Offset Voltage					2		m٧
I <sub>IB</sub>	Input Bias Current	$V_{CC} = Max, V_{EE} = Max$					20	μA
I <sub>IO</sub>	Input Offset Current					0.5		μA
V <sub>IL(S)</sub>	Strobe Input Voltage (Low State)						0.8	V
V <sub>IH(S)</sub>	Strobe Input Voltage (High State)				2			V
I <sub>IL(S)</sub>	Strobe Current (Low State)	$V_{CC} = Max, V_{EE} = Max, V_{IN} = 0.4V$					-1.6	mA
I <sub>IL(S)</sub> Strobe Current (High State)	Strobe Current (High State)	V <sub>CC</sub> = Max,	$V_{\text{IN}} = 2.4V$	DS3651			40	μA
	V <sub>EE</sub> = Max	$V_{\text{IN}} = V_{\text{CC}}$				1	m/	
		$V_{IN} = 2.4V$	DS1651			100	μA	
		$V_{\text{IN}} = V_{\text{CC}}$				1	mA	
V <sub>OH</sub>	Output Voltage (High States)	$V_{CC} = Min,$ $V_{EE} = Min$	$I_{O} = -400 \ \mu A$	DS1651/DS3651	2.4			v
V <sub>OL</sub>	Output Voltage (Low State)	$V_{CC} = Min,$	l <sub>O</sub> = 16 mA	DS3651			0.45	v
	V <sub>EE</sub> = Min		DS1651			0.50		
I <sub>OS</sub>	Output Current Short Circuit	V <sub>CC</sub> = Max, V <sub>EE</sub> = Max, (Note 4)		DS1651/DS3651	-18		-70	m/
I <sub>OFF</sub> Output Disable Leakage Current	$V_{CC} = Max, V_{EE} = Max$ DS3651				40	μA		
			DS1651			100	μA	
I <sub>CC</sub>	High Logic Level Supply Current	V <sub>CC</sub> = Max, V <sub>EE</sub> = Max				45	60	m/
IEE	High Logic Level Supply Current	$V_{CC} = Max, V_{EE} = Max$				-17	-30	m/

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t <sub>PHL(D)</sub>	High-to-Low Logic Level Propagation Delay Time (Differential Inputs)	5 mV + V <sub>IS</sub> , ( <i>Figure 2</i> )	DS1651/ DS3651		23	45	ns
t <sub>PLH(D)</sub>	Low-to-High Logic Level Propagation Delay Time (Differential Inputs)	5 mV + V <sub>IS</sub> , ( <i>Figure 2</i> )	DS1651/ DS3651		22	55	ns
t <sub>POH(S)</sub>	TRI-STATE to High Logic Level Propagation Delay Time (Strobe)	(Figure 1)	DS1651/ DS3651		16	21	ns
tpho(s)	High Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(Figure 1)	DS1651/ DS3651		7	18	ns
t <sub>POL(S)</sub>	TRI-STATE to Low Logic Level Propagation Delay Time (Strobe)	(Figure 1)	DS1651/ DS3651		19	27	ns
t <sub>PLO(S)</sub>	Low Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(Figure 1)	DS1651/ DS3651		14	29	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the 0°C to  $+70^{\circ}$ C range for the DS3651 and across the  $-55^{\circ}$ C to  $+125^{\circ}$ C range for the DS1651. All typical values are for T<sub>A</sub> = 25^{\circ}C, V<sub>CC</sub> = 5V and V<sub>EE</sub> = -5V.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


Note 4: Only one output at a time should be shorted.


Note 5: A parameter which is of primary concern when designing with sense amplifiers is, what is the minimum differential input voltage required at the sense amplifier input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1651 and DS3651 are specified to a parameter called input sensitivity (V<sub>IS</sub>). This parameter takes into consideration input offset currents and bias currents, and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of 200Ω at each input.


### Switching Time Waveform














National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications