

DS1651/DS3651 Quad High Speed MOS Sense Amplifiers

General Description


The DS1651/DS3651 is TTL compatible high speed circuits intended for sensing in a broad range of MOS memory system applications. Switching speeds have been enhanced over conventional sense amplifiers by application of Schottky technology, and TRI-STATE® strobing is incorporated, offering a high impedance output state for bused organization.

The DS1651/DS3651 has active pull-up outputs and offers open collector outputs providing implied "AND" operations.

Features

- High speed
- TTL compatible
- Input sensitivity — ± 7 mV
- TRI-STATE outputs for high speed buses
- Standard supply voltages — ± 5 V
- Pin and function compatible with MC3430

Connection Diagram




Order Number DS1651J, DS3651J or DS3651N
See NS Package Number J16A or N16A

Truth Table

Input	Strobe	Output
		DS3651
$V_{ID} \geq 7$ mV $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	L	H
	H	Open
-7 mV $\leq V_{ID} \leq +7$ mV $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	L	X
	H	Open
$V_{ID} \leq -7$ mV $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	L	L
	H	Open

L = Low logic state
H = High logic state
Open = TRI-STATE
X = Indeterminate state

Typical Applications



Note: Only 4 devices are required for a 4k word by 16-bit memory system.

TL/F/7528-2

TRI-STATE® is a registered trademark of National Semiconductor Corp.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltages

V_{CC}	$+7 V_{DC}$
V_{EE}	$-7 V_{DC}$

Differential-Mode Input Signal Voltage

Range, V_{IDR}	$\pm 6 V_{DC}$
------------------	----------------

Common-Mode Input Voltage Range, V_{ICR}

	$\pm 5 V_{DC}$
--	----------------

Strobe Input Voltage, $V_{I(S)}$

	$5.5 V_{DC}$
--	--------------

Strobe Temperature Range

	-65°C to $+150^{\circ}\text{C}$
--	---

Maximum Power Dissipation* at 25°C

Cavity Package	1509 mW
----------------	---------

Molded Package	1476 mW
----------------	---------

Lead Temp. (Soldering, 10 seconds)

	300°C
--	-----------------------

* Derate cavity package 10.1 mW/ $^{\circ}\text{C}$ above 25°C ; derate molded package 11.8 mW/ $^{\circ}\text{C}$ above 25°C .

Operating Conditions

	Min	Max	Unit
Supply Voltage (V_{CC})			
DS1651	4.5	5.5	V
DS3651	4.75	5.25	V
Supply Voltage (V_{EE})			
DS1651	-4.5	-5.5	V
DS3651	-4.75	-5.25	V
Operating Temperature (T_A)			
DS1651	-55	+125	$^{\circ}\text{C}$
DS3651	0	+70	$^{\circ}\text{C}$
Output Load Current, (I_{OL})		16	mA
Differential Mode Input			
Voltage Range, (V_{IDR})	-5.0	+5.0	V
Common-Mode Input			
Voltage Range, (V_{ICR})	-3.0	+3.0	V
Input Voltage Range (Any			
Input to GND), (V_{IR})	-5.0	+3.0	V

Electrical Characteristics

$V_{CC} = 5 V_{DC}$, $V_{EE} = -5 V_{DC}$, $\text{Min} \leq T_A \leq \text{Max}$, unless otherwise noted (Notes 2 and 3)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IS}	Input Sensitivity, (Note 5) (Common-Mode Voltage Range) $V_{ICR} = -3V \leq V_{IN} \leq +3V$)	$\text{Min} \leq V_{CC} \leq \text{Max}$ $\text{Min} \geq V_{EE} \geq \text{Max}$			± 7.0	mV
V_{IO}	Input Offset Voltage			2		mV
I_{IB}	Input Bias Current	$V_{CC} = \text{Max}$, $V_{EE} = \text{Max}$			20	μA
I_{IO}	Input Offset Current			0.5		μA
$V_{IL(S)}$	Strobe Input Voltage (Low State)				0.8	V
$V_{IH(S)}$	Strobe Input Voltage (High State)		2			V
$I_{IL(S)}$	Strobe Current (Low State)	$V_{CC} = \text{Max}$, $V_{EE} = \text{Max}$, $V_{IN} = 0.4V$			-1.6	mA
$I_{IL(S)}$	Strobe Current (High State)	$V_{CC} = \text{Max}$, $V_{EE} = \text{Max}$, $V_{IN} = 2.4V$			40	μA
		$V_{IN} = V_{CC}$			1	mA
		$V_{IN} = 2.4V$			100	μA
		$V_{IN} = V_{CC}$			1	mA
V_{OH}	Output Voltage (High States)	$V_{CC} = \text{Min}$, $V_{EE} = \text{Min}$, $I_O = -400 \mu\text{A}$	2.4			V
V_{OL}	Output Voltage (Low State)	$V_{CC} = \text{Min}$, $V_{EE} = \text{Min}$, $I_O = 16 \text{ mA}$			0.45	V
					0.50	
I_{OS}	Output Current Short Circuit	$V_{CC} = \text{Max}$, $V_{EE} = \text{Max}$, (Note 4)	-18		-70	mA
I_{OFF}	Output Disable Leakage Current	$V_{CC} = \text{Max}$, $V_{EE} = \text{Max}$			40	μA
					100	μA
I_{CC}	High Logic Level Supply Current	$V_{CC} = \text{Max}$, $V_{EE} = \text{Max}$		45	60	mA
I_{EE}	High Logic Level Supply Current	$V_{CC} = \text{Max}$, $V_{EE} = \text{Max}$		-17	-30	mA

Switching Characteristics $V_{CC} = 5 V_{DC}$, $V_{EE} = -5 V_{DC}$, $T_A = 25^\circ C$ unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{PHL(D)}$	High-to-Low Logic Level Propagation Delay Time (Differential Inputs)	5 mV + V_{IS} , (Figure 2)		23	45	ns
$t_{PLH(D)}$	Low-to-High Logic Level Propagation Delay Time (Differential Inputs)	5 mV + V_{IS} , (Figure 2)		22	55	ns
$t_{POH(S)}$	TRI-STATE to High Logic Level Propagation Delay Time (Strobe)	(Figure 1)		16	21	ns
$t_{PHO(S)}$	High Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(Figure 1)		7	18	ns
$t_{POL(S)}$	TRI-STATE to Low Logic Level Propagation Delay Time (Strobe)	(Figure 1)		19	27	ns
$t_{PLO(S)}$	Low Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(Figure 1)		14	29	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the $0^\circ C$ to $+70^\circ C$ range for the DS3651 and across the $-55^\circ C$ to $+125^\circ C$ range for the DS1651. All typical values are for $T_A = 25^\circ C$, $V_{CC} = 5V$ and $V_{EE} = -5V$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: A parameter which is of primary concern when designing with sense amplifiers is, what is the minimum differential input voltage required at the sense amplifier input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1651 and DS3651 are specified to a parameter called input sensitivity (V_{IS}). This parameter takes into consideration input offset currents and bias currents, and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of 200Ω at each input.

Switching Time Waveform



Note: Output of channel B shown under test, other channels are tested similarly.

TL/F/7528-3

Delay	V1	V2	S1	S2	C_L
$t_{PLO(S)}$	100 mV	GND	Closed	Closed	15 pF
$t_{POL(S)}$	100 mV	GND	Closed	Open	50 pF
$t_{PHO(S)}$	GND	100 mV	Closed	Closed	15 pF
$t_{POH(S)}$	GND	100 mV	Open	Closed	50 pF


C_L includes jig and probe capacitance.

E_{IN} waveform characteristics: t_{TLH} and $t_{THL} \leq 10$ ns measured 10% to 90%


PRR = 1 MHz

Duty cycle = 50%


AC Test Circuits




TL/F/7528-4



TL/F/7528-5




TL/F/7528-6



TL/F/7528-7


FIGURE 1. Strobe Propagation Delay $t_{PLO}(S)$, $t_{POL}(S)$, $t_{PHL}(S)$ and $t_{PHO}(S)$



TL/F/7528-10

Note: Output of channel B shown under test, other channels are tested similarly.

$S1$ at "B" for DS1651/DS3651, $C_L = 50$ pF total for DS1651/DS3651



TL/F/7528-11


E_{IN} waveform characteristics:

t_{TLH} and $t_{THL} \leq 10$ ns measured 10% to 90%

PRR = 1 MHz, duty cycle = 50%

FIGURE 2. Differential Input Propagation Delay $t_{PLH}(D)$ and $t_{PHL}(D)$


Schematic Diagrams



TL/F/7528-12


Typical Applications

Level Detector with Hysteresis



TL/F/7528-15

Transfer Characteristics and Equations for Level Detector with Hysteresis



TL/F/7528-16

$$V_{HIGH} = V_{REF} + \frac{R_2 [V_{O(MAX)} - V_{REF}]}{R_1 + R_2}$$


$$V_{LOW} = V_{REF} + \frac{R_2 [V_{O(MIN)} - V_{REF}]}{R_1 + R_2}$$

Hysteresis Loop (V_H)

$$V_H = V_{HIGH} - V_{LOW} = \frac{R_2}{R_1 + R_2} [V_{O(MAX)} - V_{O(MIN)}]$$

Typical Applications (Continued)

4-Bit Parallel A/D Converter



$$\bar{2}^0 = (\bar{A} + B) (\bar{C} + D) (\bar{E} + F) (\bar{H} + J) (\bar{K} + L) (\bar{M} + N) (\bar{P} + R) (\bar{S})$$

$$\bar{2}^1 = (\bar{B} + D) (\bar{F} + J) (\bar{L} + N) (\bar{R})$$

$$\bar{2}^2 = (\bar{D} + J) (\bar{N})$$

$$\bar{2}^3 = \bar{J}$$

Conversion time ≈ 50 ns

TL/F/7528-14

The image contains three mechanical drawings of the J16A package:

- Top View:** Shows a rectangular package with 16 pins (8 on each long side). Dimensions include a total width of $0.785 [19.94] \text{ MAX}$, a pin pitch of $0.025 [0.64]$, and a pin diameter of $0.005-0.020 \text{ TYP}$ [$0.13-0.51$].
- Side View:** Shows the package height and pin profile. Dimensions include a total height of $0.220-0.310 [5.59-7.87]$, a pin height of $0.037 \pm 0.005 [0.94 \pm 0.13] \text{ TYP}$, and a pin width of $0.055 \pm 0.005 [1.40 \pm 0.13] \text{ TYP}$. The pin angle is $90^\circ \pm 4^\circ \text{ TYP}$.
- Detail View:** Shows a cross-section of the package with a glass sealant. Dimensions include a sealant thickness of $0.010 \pm 0.002 [0.25 \pm 0.05] \text{ TYP}$, a sealant width of 0.180 MAX [4.57], and a sealant angle of $95^\circ \pm 5^\circ \text{ TYP}$.

Additional dimensions for the side view include a pin width of $0.020-0.060 \text{ TYP}$ [$0.51-1.52$], a pin height of 0.150 MIN TYP [3.81], and a pin width of $0.018 \pm 0.003 [0.46 \pm 0.08] \text{ TYP}$.

J16A (REV L)

