March 1999

National Semiconductor

ADC1001 10-Bit µP Compatible A/D Converter

General Description

The ADC1001 is a CMOS, 10-bit successive approximation A/D converter. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family. The 10-bit data word is read in two 8-bit bytes, formatted left justified and high byte first. The six least significant bits of the second byte are set to zero, as is proper for a 16-bit word.

Differential inputs provide low frequency input common mode rejection and allow offsetting the analog range of the converter. In addition, the reference input can be adjusted enabling the conversion of reduced analog ranges with 10-bit resolution.

Features

- ADC1001 is pin compatible with ADC0801 series 8-bit A/D converters
- Compatible with NSC800 and 8080 µP derivatives no interfacing logic needed


- Easily interfaced to 6800 µP derivatives with minimal external logic
- Differential analog voltage inputs
- Logic inputs and outputs meet both MOS and TTL voltage level specifications
- Works with 2.5V (LM336) voltage reference
- On-chip clock generator
- 0V to 5V analog input voltage range with single 5V supply
- Operates ratiometrically or with 5 V_{DC}, 2.5 V_{DC}, or analog span adjusted voltage reference
- 0.3" standard width 20-pin DIP package

Key Specifications

- Resolution: 10 bits
- Linearity error: ±1 LSB
- Conversion time: 200µS

ADC1001 10-Bit µP Compatible A/D Converter

Connection Diagram



Top View

Ordering Information

Temperature Range	0°C to +70°C	–40°C to +85°C
Order Number	ADC1001CCJ-1	ADC1001CCJ
Package Outline	J20A	J20A

TRI-STATE® is a registered trademark of National Semiconductor Corp.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC}) (Note 3)	6.5V
Logic Control Inputs	-0.3V to +18V
Voltage at Other Inputs and Outputs	-0.3V to (V _{CC} +0.3V)
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T _A =25°C	875 mW

Lead Temp. (Soldering, 10 seconds) ESD Susceptibility (Note 10)

Operating Conditions (Notes 1, 2)

Temperature Range ADC1001CCJ ADC1001CCJ-1 Range of V_{CC} $\begin{array}{c} T_{MIN} \leq T_A \leq T_{MAX} \\ -40^{\circ}C \leq T_A \leq +85^{\circ}C \\ 0^{\circ}C \leq T_A \leq +70^{\circ}C \\ 4.5 \ V_{DC} \ to \ 6.3 \ V_{DC} \end{array}$

300°C

800V

Converter Characteristics

•

 $\textbf{Converter Specifications: } V_{CC} = 5 \ V_{DC}, \ V_{REF}/2 = 2.500 \ V_{DC}, \ T_{MIN} \leq T_A \leq T_{MAX} \ \text{and} \ f_{CLK} = 410 \ \text{kHz} \ \text{unless otherwise specified.}$

Parameter	Conditions	MIn	Тур	Max	Units
Linearity Error				±1	LSB
Zero Error				±2	LSB
Full-Scale Error				±2	LSB
Total Ladder Resistance (Note 9)	Input Resistance at Pin 9	2.2	4.8		KΩ
Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.05		V _{CC} +0.05	V _{DC}
DC Common-Mode Error	Over Analog Input Voltage Range		±1⁄8		LSB
Power Supply Sensitivity	V _{CC} =5 V _{DC} ±5% Over		±1⁄8		LSB
	Allowed $V_{IN}(+)$ and $V_{IN}(-)$				
	Voltage Range (Note 4)				

AC Electrical Characteristics

Timing Specifications: V_{CC}=5 V_{DC}and T_A=25°C unless otherwise specified.

Symbol	Parameter	Conditions	MIn	Тур	Max	Units
T _c	Conversion Time	(Note 5)	80		90	1/f _{CLK}
		f _{CLK} =410 kHz	195		220	μs
f _{CLK}	Clock Frequency	(Note 8)	100		1260	kHz
	Clock Duty Cycle		40		60	%
CR	Conversion Rate In Free-Running	INTR tied to WR with			4600	conv/s
	Mode	$\overline{\text{CS}}$ =0 V _{DC} , f _{CLK} =410 kHz				
t _{W(WR)L}	Width of WR Input (Start Pulse	CS =0 V _{DC} (Note 6)	150			ns
	Width)					
t _{ACC}	Access Time (Delay from	C _L =100 pF		170	300	ns
	Falling Edge of RD to Output					
	Data Valid)					
t _{1H} , t _{OH}	TRI-STATE [®] Control (Delay	C _L =10 pF, R _L =10k		125	200	ns
	from Rising Edge of RD to	(See TRI-STATE Test				
	Hi-Z State)	Circuits)				
t _{wi} , t _{Ri}	Delay from Falling Edge			300	450	ns
	of WR or RD to Reset of INTR					
t _{1rs}	INTR to 1st Read Set-Up Time		550	400		ns
CIN	Input Capacitance of Logic			5	7.5	pF
	Control Inputs					
C _{OUT}	TRI-STATE Output			5	7.5	pF
	Capacitance (Data Buffers)					

Symbol	Parameter	Conditions	MIn	Тур	Max	Units
CONTROL	INPUTS [Note: CLK IN is the input	of a Schmitt trigger circuit and is the	erefore spec	ified separate	ely]	
V _{IN} (1)	Logical "1" Input Voltage	V _{CC} =5.25 V _{DC}	2.0		15	V _{DC}
	(Except CLK IN)					
V _{IN} (0)	Logical "0" Input Voltage	V _{CC} =4.75 V _{DC}			0.8	V _{DC}
	(Except CLK IN)					
I _{IN} (1)	Logical "1" Input Current	V _{IN} =5 V _{DC}		0.005	1	μA _{DC}
	(All Inputs)					
I _{IN} (0)	Logical "0" input Current	V _{IN} =0 V _{DC}	-1	-0.005		μA _{DC}
	(All Inputs)					
CLOCK IN	-		4			
V _T +	CLK IN Positive Going		2.7	3.1	3.5	V _{DC}
	Threshold Voltage					
V _T -	CLK IN Negative Going		1.5	1.8	2.1	V _{DC}
	Threshold Voltage					
V _H	CLK IN Hysteresis		0.6	1.3	2.0	V _{DC}
	$(V_{T}+)-(V_{T}-)$					
OUTPUTS /			1		1	1
V _{OUT} (0)	Logical "0" Output Voltage	I _{OUT} =1.6 mA, V _{CC} =4.75 V _{DC}			0.4	V _{DC}
V _{OUT} (1)	Logical "1" Output Voltage	I _O =-360 μA, V _{CC} =4.75 V _{DC}	2.4			V _{DC}
		I_{O} =-10 µA, V _{CC} =4.75 V _{DC}	4.5			V _{DC}
I _{OUT}	TRI-STATE Disabled Output	V _{OUT} =0.4 V _{DC}		0.1	-100	μA _{DC}
	Leakage (All Data Buffers)	V _{OUT} =5 V _{DC}		0.1	3	μA _{DC}
ISOURCE		V _{OUT} Short to GND, T _A =25°C	4.5	6		mA _{DC}
I _{SINK}		V _{OUT} Short to V _{CC} , T _A =25°C	9.0	16		mA _{DC}
POWER SU	IPPLY		1			
I _{cc}	Supply Current (Includes	f _{CLK} =410 kHz,				
	Ladder Current)	V _{REF} /2=NC, T _A =25°C				
		and $\overline{CS} = 1$		2.5	5.0	mA
Note 1: Abs	olute Maximum Ratings indicate limits beyond	d which damage to the device may occur. DC a	nd AC electrica	I specifications d	o not apply who	en operating
	eyond its specified operating conditions.					
	•	unless otherwise specified. The separate A GN D and has a typical breakdown voltage of 7 V _D	-	d always be wire	d to the D GNE	D.

level analog inputs (5V) can cause this input diode to conduct — especially at elevated temperatures, and cause errors for analog inputs near fullscale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: With an asynchronous start pulse, up to 8 clock periods may be required before the internal clock phases are proper to start the conversion process. The start request is internally latched, see Figure 3.


Note 6: The CS input is assumed to bracket the WR strobe input and therefore timing is dependent on the WR pulse width. An arbitrarily wide pulse width will hold the converter in a reset mode and the start of conversion is initiated by the low to high transition of the WR pulse (see Timing Diagrams).

Note 7: All typical values are for $T_A=25^{\circ}C$.


Note 8: Accuracy is guaranteed at f_{CLK} =410 kHz. At higher clock frequencies accuracy can degrade.

Note 9: The $V_{REF/2}$ pin is the center point of a two resistor divider (each resistor is $2.4k\Omega$) connected from V_{CC} to ground. Total ladder input resistance is the sum of these two equal resistors.

Note 10: Human body model, 100 pF discharged through a 1.5 $k\Omega$ resistor.



4



Byte Sequencing For The 20-Pin ADC1001

Byte	8-Bit Data Bus Connection							
Order	DB7 DB6 DB5 DB4 DB3 DB2 DB1						DB1	DB0
	MSB							
1st	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
		LSB						
2nd	Bit 1	Bit 0	0	0	0	0	0	0

Functional Description

The ADC1001 uses an advanced potentiometric resistive ladder network. The analog inputs, as well as the taps of this ladder network, are switched into a weighted capacitor array. The output of this capacitor array is the input to a sampled data comparator. This comparator allows the successive approximation logic to match the analog difference input voltage $[V_{IN}(+)-V_{IN}(-)]$ to taps on the R network. The most significant bit is tested first and after 10 comparisons (80 clock cycles) a digital 10-bit binary code (all "1"s=full-scale) is transferred to an output latch and then an interrupt is asserted (INTR makes a high-to-low transition). The device may be operated in the free-running mode by connecting INTR to the \overline{WR} input with \overline{CS} =0. To ensure start-up under all possible conditions, an external WR pulse is required during the first power-up cycle. A conversion in process can be interrupted by issuing a second start command.

On the high-to-low transition of the \overline{WR} input the internal SAR latches and the shift register stages are reset. As long as the \overline{CS} input and \overline{WR} input remain low, the A/D will remain in a reset state. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.

A functional diagram of the A/D converter is shown in *Figure* 3. All of the inputs and outputs are shown and the major logic control paths are drawn in heavier weight lines.

The conversion is initialized by taking $\overline{\text{CS}}$ and $\overline{\text{WR}}$ simultaneously low. This sets the start flip-flop (F/F) and the resulting "1" level resets the 8-bit shift register, resets the Interrupt (INTR) F/F and inputs a "1" to the D flop, F/F1, which is at the input end of the 10-bit shift register. Internal clock signals then transfer this "1" to the Q output of F/F1. The AND gate, G1, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 10-bit shift register then can have the "1" clocked in, which allows the conversion process to continue. If the set signal were to still be present, this reset pulse would have no effect and the 10-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide \overline{CS} and WR signals and the converter will start after at least one of these signals returns high and the internal clocks again provide a reset signal for the start F/F.

After the "1" is clocked through the 10-bit shift register (which completes the SAR search) it causes the new digital word to transfer to the TRI-STATE output latches. When this XFER signal makes a high-to-low transition the one shot fires, setting the INTR F/F. An inverting buffer then supplies the INTR output signal.

Note that this $\overline{\text{SET}}$ control of the INTR F/F remains low for aproximately 400 ns. If the data output is continuously enabled ($\overline{\text{CS}}$ and $\overline{\text{RD}}$ both held low), the INTR output will still signal the end of the conversion (by a high-to-low transition),


because the $\overline{\text{SET}}$ input can control the Q output of the INTR F/F even though the RESET input is constantly at a "1" level. This $\overline{\text{INTR}}$ output will therefore stay low for the duration of the $\overline{\text{SET}}$ signal.


When data is to be read, the combination of both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ being low will cause the INTR F/F to be reset and the TRI-STATE output latches will be enabled.


Zero and Full-Scale Adjustment


Zero error can be adjusted as shown in Figure 1. V_{IN}(+) is forced to +2.5 mV (+½ LSB) and the potentiometer is adjusted until the digital output code changes from 00 0000 0000 0000 to 00 0000 0001.

Full-scale is adjusted as shown in Figure 2, with the $V_{REF}/2$ input. With V_{1N} (+) forced to the desired full-scale voltage less 1% LSBs ($V_{FS}-1\%$ LSBs), $V_{REF}/2$ is adjusted until the digital output code changes from 11 1111 1110 to 11 1111 1111 to 11 1111









NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

0.985

(25.019) MAX

2 3 4 5 6 7 8 9 10

17 16 15 14 13 12 11

 $\frac{0.055\pm0.005}{(1.397\pm0.127)}$

 $\frac{0.018 \pm 0.003}{(0.457 \pm 0.076)}$

-||-

 $\frac{0.020 - 0.060}{(0.508 - 1.524)}$

0.150

(3.810) MIN

0.200 (5.080) MAX

0.125 (3.175 0.200

J20A (REV M

19 18 20

> $\frac{0.037 \pm 0.005}{(0.940 \pm 0.127)}$ 0.005

> > $\frac{0.100\pm0.010}{(2.540\pm0.254)}$

(0.127) MIN

1

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

	National Semiconductor	National Semiconductor	National Semiconductor	National Semiconductor
\mathbf{N}	Corporation	Europe	Asia Pacific Customer	Japan Ltd.
	Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5639-7560
	Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5639-7507
	Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
	Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
		Français Tel: +49 (0) 1 80-532 93 58		
ww n	ational.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.