March 1999

54LVXC4245

8-Bit Dual Supply Configurable Voltage Interface Transceiver with TRI-STATE® Outputs

General Description

The LVXC4245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for real time configurable I/O applications. The $\ensuremath{V_{\text{CCA}}}$ pin accepts a 5V supply level. The "A" port is a dedicated 5V port. The V_{CCB} pin accepts a 3V-to-5V supply level. The "B" port is configured to track the V_{CCB} supply level respectively. A 5V level on the V_{CC} pin will configure the I/O pins at a 5V level and a 3V V_{CC} will configure the I/O pins at a 3V level. This device will allow the V_{CCB} voltage source pin and I/O pins on the "B" port to float when OE is HIGH. This feature is necessary to buffer data to and from a socket that permits live insertion and removal during normal operation.


Features

- Bidirectional interface between 5V and 3V-to-5V buses
- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Available in Cerpack and CDIP packages
- Implements patented EMI reduction circuitry
- lacktriangle Flexible V_{CCB} operating range
- \blacksquare Allows B port and V_{CCB} to float simultaneously when \overline{OE}
- Functionally compatible with the 54 series 245
- Standard Microcircuit Drawing (SMD) 5962-9862001

Ordering Code

Order Number	Package Number	Package Description
54LVXC4245W-QML	W24C	24-Lead Ceramic Flatpack
54LVXC4245J-QML	J24F	24-Lead Ceramic Dual-in-line

Logic Symbol



Pin Descriptions

Pin Names	Description		
ŌĒ	Output Enable Input		
T/R	Transmit/Receive Input		
A ₀ -A ₇	Side A Inputs or TRI-STATE Outputs		
B ₀ -B ₇	Side B Inputs or TRI-STATE Outputs		

Connection Diagram




Pin Assignment

TRI-STATE® is a registered trademark of National Semiconductor Corporation

Truth Table

Inputs		Outputs		
ŌĒ	T/R			
L	L	Bus B Data to Bus A		
L	Н	Bus A Data to Bus B		
Н	Х	HIGH-Z State		

Logic Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CCA}, V_{CCB}) -0.5V to +7.0VDC Input Voltage (V_I) @ \overline{OE} , T/ \overline{R} -0.5V to V_{CCA} +0.5V

DC Input/Output Voltage (V_{I/O})

-0.5V to $V_{\rm CCA}$ +0.5V @ A_n @ B_n -0.5V to $V_{\rm CCB}$ +0.5V

DC Input Diode Current (I_{IK}) @ OE, T/R

±20 mA DC Output Diode Current (I_{OK}) ±50 mA

DC Output Source or Sink Current (I_O)

±50 mA DC $\rm V_{\rm CC}$ or Ground Current Per Output Pin (I_{CC} or I_{GND}) ±50 mA

and Max Current Storage Temperature Range

Recommended Operating Conditions (Note 2)

Supply Voltage V_{CCA} 4.5V to 5.5V V_{CCB} 2.7V to 5.5V 0V to V_{CCA} Input Voltage (V_I) @ \overline{OE} , T/\overline{R}

Input/Output Voltage (V_{I/O})

0V to V_{CCA} @B_n 0V to V_{CCB} Free Air Operating Temperature (T_A) -55°C to +125°C Minimum Input Edge Rate $(\Delta V/\Delta t)$ 8 ns/V

 V_{IN} from 30% to 70% of V_{CC}

V_{CC} @ 3V, 4.5V, 5.5V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The A port unused pins (inputs and I/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter		V _{CCA} (V)	V _{CCB} (V)	T _A = -55°C to +125°C	Units	Conditions
					Guaranteed Limits		
V_{IHA}	Minimum High Level	A _n	4.5	2.7	2.0	V	V _{OUT} ≤ 0.1V
	Input Voltage	ŌĒ	4.5	3.6	2.0		or
		T/R	5.5	5.5	2.0		≥ V _{CC} - 0.1V
V _{IHB}		B _n	4.5	2.7	2.0		
			4.5	3.6	2.0		
			4.5	5.5	3.85		
V _{ILA}	Maximum Low Level	A _n	4.5	2.7	0.8	V	V _{OUT} ≤ 0.1V
	Input Voltage	ŌĒ	4.5	3.6	0.8		or
		T/R	5.5	5.5	0.8		≥ V _{CC} - 0.1V
V _{ILB}		B _n	4.5	2.7	0.8		
			4.5	3.6	0.8		
			4.5	5.5	1.65		
V _{OHA}	Minimum High Level		4.5	2.7	4.4	V	I _{OH} = -100 μA
	Output Voltage		5.5	5.5	5.4		I _{OH} = -100 μA
			4.5	3.0	3.7		I _{OH} = -24 mA
			4.5	4.5	3.7		I _{OH} = -24 mA
V _{OHB}			4.5	2.7	2.6	V	I _{OH} = -100 μA
			5.5	5.5	5.4		I _{OH} = -100 μA
			4.5	2.7	2.2		I _{OH} = -12 mA
			4.5	3.0	2.4		I _{OH} = -12 mA
			4.5	3.0	2.2		I _{OH} = -24 mA
			4.5	4.5	3.7		I _{OH} = -24 mA

±200 mA

-65°C to +150°C

Symbol	Parameter		V _{CCA} (V)	V _{CCB} (V)	T _A = -55°C to +125°C	Units	Conditions
					Guaranteed Limits		
V_{OLA}	Maximum Low Level		4.5	2.7	0.1	V	I _{OL} = 100 μA
	Output Voltage		5.5	5.5	0.1		I _{OL} = 100 μA
			4.5	3.0	0.4		I _{OL} = 24 mA
			4.5	4.5	0.4		I _{OL} = 24 mA
V_{OLB}			4.5	2.7	0.1	V	I _{OL} = 100 μA
			5.5	5.5	0.1		I _{OL} = 100 μA
			4.5	2.7	0.3		I _{OL} = 12 mA
			4.5	3.0	0.3		I _{OL} = 12 mA
			4.5	3.0	0.4		I _{OL} = 24 mA
			4.5	4.5	0.4		I _{OL} = 24 mA
I _{IN}	Maximum Input Leakage		5.5	3.6	±1.0	μA	$V_I = V_{CCA}$, GND
	Current @ OE, T/R		5.5	5.5	±1.0		
l _{oza}	Maximum TRI-STATE		5.5	3.6	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$
	Output Leakage @ A _n		5.5	5.5	±5.0		OE = V _{CCA}
							$V_O = V_{CCA}$, GND
I_{OZB}	Maximum TRI-STATE	Maximum TRI-STATE		3.6	±5.0	μA	$V_{I} = V_{IL}, V_{IH},$
	Output Leakage @ B _n		5.5	5.5	±5.0		OE = V _{CCA}
		Г					$V_O = V_{CCB}$, GND
Δl _{CC}	Maximum	All Inputs	5.5	5.5	1.5	mA	$V_I = V_{CC} - 2.1V$
	I _{CC} /Input	B _n	5.5	3.6	0.5	mA	$V_I = V_{CCB} - 0.6V$
I _{CCA1}	Quiescent V _{CCA}						$A_n = V_{CCA}$ or GND
	Supply Current as B Port Floats		5.5	Open	40	μA	$B_n = Open, \overline{OE} =$
							V _{CCA}
							$T/\overline{R} = V_{CCA}, V_{CCB}$
1	Quiescent V _{CCA}						Open $A_n = V_{CCA} \text{ or GND}$
I _{CCA2}					40		
	Supply Current		5.5 5.5	3.6 5.5	40 40	μA	$B_n = V_{CCB}$ or GND $\overline{OE} = GND, T/\overline{R} =$
			5.5	5.5	40		GND GND, 1/K =
I _{CCB}	Quiescent V _{CCB}						$A_n = V_{CCA}$ or GND
•ССВ	Supply Current		5.5	3.6	10	μA	$B_n = V_{CCB}$ or GND
	Cupply Culton		5.5	5.5	40	μ, τ	$\overline{OE} = GND, T/\overline{R} =$
			0.0	0.0	10		V _{CCA}
V _{OLPA}	Quiet Output Maximum		5.0	3.3	1.5	V	(Note 3)
JLFA	Dynamic V _{OL}		5.0	5.0	1.5		, , , ,
V _{OLPB}	, , OL		5.0	3.3	0.8	V	(Note 3)
OLPB			5.0	5.0	1.5	'	,,
V _{OLVA}	Quiet Output Minimum		5.0	3.3	-1.1	V	(Note 3)
- OLVA	Dynamic V _{OL}		5.0	5.0	-1.2		(
V _{OLVB}	,		5.0	3.3	-0.7	V	(Note 3)
* OLVB			5.0	5.0	-0.7 -1.1	"	(14010 0)

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

Symbol	Parameter	-	50 pF	C _L =	Units	
			.5V to 5.5V .5V to 5.5V	V _{CCA} = 4. V _{CCB} = 2.		
			C to +125°C	T _A = -55°(
		Min	Max	Min	Max	
t _{PHL}	Propagation	1.0	8.0	1.0	9.5	ns
t _{PLH}	Delay A to B	1.0	8.0	1.0	9.5	
t _{PHL}	Propagation	1.0	8.0	1.0	9.5	ns
t_{PLH}	Delay B to A	1.0	8.0	1.0	9.5	
t _{PZL}	Output Enable	1.0	9.5	1.0	12.0	ns
t_{PZH}	Time OE to B	1.0	9.5	1.0	12.0	
t _{PZL}	Output Enable	1.0	11.5	1.0	13.0	ns
t_{PZH}	Time OE to A	1.0	11.5	1.0	13.0	
t _{PHZ}	Output Disable	1.0	7.0	1.0	7.5	ns
t_{PLZ}	Time OE to B	1.0	7.0	1.0	7.5	
t _{PHZ}	Output Disable	0.5	7.0	0.5	7.0	ns
t_{PLZ}	Time OE to A	0.5	7.0	0.5	7.0	
t _{OSHL}	Output to Output					
t _{oslh}	Skew (Note 4)		1.5		1.5	ns
	Data to Output					

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Max	Units	Conditions	
C _{IN}	Input Capacitance		10	pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance		12	pF	$V_{CCA} = 5V, V_{CCB} = 3.3V$
C _{PD}	Power Dissipation Capacitance	A→B	50	pF	V _{CCA} = 5V
		B→A	50	pF	V _{CCB} = 3.3V

Note 5: C_{PD} is measured at 10 MHz.

Configurable I/O Application for mixed or unknown Voltages

LVXC4245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied $V_{\rm CC}.$ If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVXC4245 configures two different output levels to handle the dual supply interface issues. The

"A" port is a dedicated 5V port to interface 5V ICs. The "B" port is configurable and accepts a 3V-to-5V supply level. This configurable "B" port provides maximum flexibility for interfacing to unknown supply voltages, for interfacing to supply voltages which may change in the future, or for providing flexibility when supplying systems to multiple customers with varying power supply requirements. *Figure 1* shows how the LVXC4245 fits into a system with a 3V subsystem and a 5V subsystem.




FIGURE 1. LVXC4245 Fits into a System with 3V Subsystem and 5V Subsystem

www.national.com

Configurable I/O Application for mixed or unknown Voltages

(Continued)

Additionally, the LVXC4245 solves two other unique problems: when interfacing to non-TTL compatible signals or when interfacing to components or busses which are pulled up to 5V In the first case, when interfacing to non-TTL inputs such as ACMOS or HCMOS where full 5V signal swings are needed, the LVXC4245 can act as an amplifier to translate 0 volt to 3 volt signals up to 0 volt to 5 volt levels as shown in *Figure 2*.




FIGURE 2. LVXC4245 amplifies 3V signals for interfacing to non-TTL inputs.

In the second case, when interfacing to busses which use resistive pull-ups to 5V, it is desirable to avoid connecting 3V devices directly to the bus to avoid excessive power con-

sumption. The LVXC4245 can be used to translate the 3 volt signals to 5 volt levels and eliminate the power consumed by the pull-up resistors.





FIGURE 3. LVXC4245 for interfacing to 5V busses with pull-ups minimizes power consumption.



Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe. support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507