54LVX3245 8-Bit Dual Supply Translating Transceiver with TRI-STATE Outputs

National Semiconductor

54LVX3245 8-Bit Dual Supply Translating Transceiver with **TRI-STATE®** Outputs

General Description

The LVX3245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 3V bus and a 5V bus in a mixed 3V/5V supply environment. The Transmit/Receive (T/\overline{R}) input determines the direction of data flow. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a TRI-STATE condition. The A port interfaces with the 3V bus; the B port interfaces with the 5V bus.

The LVX3245 is suitable for mixed voltage applications such as systems using 3.3V memories which must interface with existing busses or other components operating at 5.0V.


Features

- Bidirectional interface between 3V and 5V buses
- Inputs compatible with TTL level
- 3V data flow at A port and 5V data flow at B port
- Outputs source/sink 24 mA
- Available in ceramic DIP and Flatpack packages
- Implements proprietary EMI reduction circuitry
- Functionally compatible with the 54 series 245
- Standard Microcircuit Drawing (SMD) 5962-9860501


Ordering Code

Order Number	Package Number	Package Description
54LVX3245J-QML	J24F	24-Lead Ceramic Dual-in-line
54LVX3245W-QML	W24C	24-Lead Cerpack

Connection Diagram



© 1999 National Semiconductor Corporation DS101018



www.national.com

·

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CCA} , V _{CCB})	-0.5V to +7.0V
DC Input Voltage (VI) @ OE, T/R	–0.5V to V _{CCB} + 0.5V
DC Input/Output Voltage (VI/O)	
@ A(n)	–0.5V to V_{CCA} + 0.5V
@ B(n)	–0.5V to V _{CCB} + 0.5V
DC Input Diode Current (IIN)	
@ OE , T/R	±20 mA
DC Output Diode Current (I _{OK})	±50 mA
DC Output Source or	+50 m 4
Sink Current (I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
and Max Current @ I _{CCA}	±200 mA
@ I _{CCB}	±200 mA
Storage Temperature Range (T _{STG})	–65°C to +150°C

Recommended Operating Conditions (Note 2)

Supply Voltage	
V _{CCA}	2.7V to 3.6V
V _{CCB}	4.5V to 5.5V
Input Voltage (V _I) @ OE , T/R	0V to V _{CCB}
Input/Output Voltage (V _{I/O})	
@ A(n)	0V to V _{CCA}
@ B(n)	0V to V _{CCB}
Free Air Operating Temperature (T _A)	–55°C to +125°C
Minimum Input Edge Rate (Δt/ΔV)	8 ns/V
$V_{\rm IN}$ from 30% to 70% of $V_{\rm CC}$	
V _{CC} @ 3.0V, 4.5V, 5.5V	

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused Pins (inputs and I/Os) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol Para		otor	V _{CCA}	V _{CCB}	T _A = -55°C to +125°C	Units	Conditions
Symbol	i arann		(V)	(V)	Guaranteed Limits	Units	Conditions
V _{IHA}	Minimum High	A(n), T/ R ,	3.6	5.0	2.0	V	V _{OUT} ≤ 0.1V or
	Level Input	ŌĒ	2.7	5.0	2.0		$\geq V_{CC} - 0.1V$
V _{IHB}	Voltage	B(n)	3.3	4.5	2.0	7	
			3.3	5.5	2.0		
V _{ILA}	Maximum Low	A(n), T/ R ,	3.6	5.0	0.8	V	V _{OUT} ≤ 0.1V or
	Level	ŌE	2.7	5.0	0.8		$\geq V_{CC} - 0.1V$
V _{ILB}	Input Voltage	B(n)	3.3	4.5	0.8	1	
			3.3	5.5	0.8		
V _{OHA}	Minimum High Lev	/el	2.7	4.5	2.6	V	I _{OH} = -100 μA
Output Voltage			3.6	5.5	3.5		I _{OH} = –100 μA
		2.7	4.5	2.2		I _{OH} = -12 mA	
			3.0	4.5	2.4		I _{он} = –12 mA
			3.0	4.5	2.2		I _{он} = –24 mA
V _{OHB}	1		2.7	4.5	4.4	V	I _{OH} = -100 μA
			3.6	5.5	5.4		I _{OH} = –100 μA
			3.0	4.5	3.7		I _{он} = –24 mA
V _{OLA}	Maximum Low Lev	vel	2.7	4.5	0.1	V	I _{OL} =100 μA
	Output Voltage		3.6	5.5	0.1		I _{OL} =100 μA
			2.7	4.5	0.4		I _{OL} = 12 mA
			3.0	4.5	0.3		I _{OL} = 12 mA
			3.0	4.5	0.4		I _{OL} = 24 mA
V _{OLB}]		2.7	4.5	0.1	V	I _{OL} = 100 μA
			3.6	5.5	0.1		I _{OL} = 100 μA
			3.0	4.5	0.4		I _{OL} = 24 mA

Cumbal	Dereme	- .		V _{ссв}	T _A = -55°C to +125°C	Units	Conditions
Symbol	symbol Paramet		(V)	(V)	Guaranteed Limits		Conditions
I _{IN}	Maximum Input						$V_{I} = V_{CCB}, GND$
	Leakage Current		3.6	5.5	±1.0	μA	
	@ OE, T/R						
I _{OZA}	Maximum TRI-STA	TE					$T/\overline{R} = 0.0V,$
	Output Leakage		3.6	5.5	±5.0	μA	$\overline{OE} = V_{IH}$
	@ A(n)						$V_{O} = V_{CCA}, GND$
I _{OZB}	Maximum TRI-STATE						$T/\overline{R} = 3.6V,$
	Output Leakage		3.6	5.5	±5.0	μA	$\overline{OE} = V_{IH}$
	@ B(n)						$V_{O} = V_{CCB}, GND$
ΔI_{CC}	Maximum	B(n)	3.6	5.5	1.5	mA	$V_{I} = V_{CCB} - 2.1V,$ T/ $\overline{R} = 0.0V$
	I _{CCT} /Input @	A(n), T/R,	3.6	5.5	500	μA	$V_{I} = V_{CCA} - 0.6V$
		ŌĒ					$T/\overline{R} = 3.6V$
I _{CCA}	Quiescent V _{CCA}						$B(n) = V_{CCB} \text{ or } GN$
	Supply Current		3.6	5.5	10	μA	$\overline{OE} = GND,$
							$T/\overline{R} = GND$
I _{CCB}	Quiescent V _{CCB}						$A(n) = V_{CCA} \text{ or } GN$
	Supply Current		3.6	5.5	40	μA	\overline{OE} = GND,
							$T/\overline{R} = V_{CCA}$
V _{OLPA}	Quiet Output Maximum		3.3	5.0	1.1	V	(Note 4) (Note 5)
V _{OLPB}	Dynamic V _{OL}		3.3	5.0	1.6		
V _{OLVA}	Quiet Output Minin	num	3.3	5.0	-0.8	V	(Note 4) (Note 5)
V _{OLVB}	Dynamic V _{OL}		3.3	5.0	-1.1		

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Worst case package.

· ·

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to $V_{\mbox{CC}}$ level; one output at GND.

		T _A = -55°C	to +125°C	T _A = -55°C	Units	
		C _L = 5	0 pF	C _L = 50 pF V _{CCA} =2.7V V _{CCB} =5.0V (Note 6)		
Symbol	Parameters	V _{CCA} = 3.3\	/ (Note 7)			
		V _{CCB} = 5.0\	/ (Note 6)			
		Min	Max	Min	Max	1
t _{PHL}	Propagation Delay	1.0	8.5	1.0	9.0	ns
t _{PLH}	A to B	1.0	8.5	1.0	9.0	
t _{PHL}	Propagation Delay	1.0	8.0	1.0	8.5	ns
t _{PLH}	B to A	1.0	8.0	1.0	8.5	
t _{PZL}	Output Enable	1.0	8.5	1.0	9.0	ns
t _{PZH}	Time OE to B	1.0	8.5	1.0	9.0	
t _{PZL}	Output Enable	1.0	9.5	1.0	10.5	ns
t _{PZH}	Time OE to A	1.0	9.5	1.0	10.5	
t _{PHZ}	Output Disable	1.0	7.5	1.0	7.5	ns
t _{PLZ}	Time OE to B	1.0	7.5	1.0	7.5	
t _{PHZ}	Output Disable	1.0	7.0	1.0	7.0	ns
t _{PLZ}	Time OE to A	1.0	7.0	1.0	7.0	
t _{OSHL}	Output to Output					
t _{oslH}	Skew (Note 8)		1.5		1.5	ns
	Data to Output					

Note 6: Voltage Range 5.0V is 5.0V ±0.5V.

Note 7: Voltage Range 3.3V is 3.3V ± 0.3 V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.


Capacitance

Symbol	Parameter	Max	Units	Conditions
C _{IN}	Input Capacitance	10	pF	V _{CC} = Open
C _{I/O}	Input/Output	12	pF	V _{CCA} = 3.3V
	Capacitance			$V_{\rm CCB} = 5.0 V$
C _{PD}	Power Dissipation	50	pF	V _{CCB} = 5.0V
	Capacitance			V _{CCA} = 3.3V

Note 9: C_{PD} is measured at 10 MHz

8-Bit Dual Supply Translating Transceiver


The LVX3245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels. Manufactured on a sub-micron CMOS process, the LVX3245 is suitable for mixed voltage applications such as systems using 3.3V memories which must interface with existing busses or other components operating at 5.0V.





Applications: Mixed Mode Dual Supply Interface Solution

LVX3245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied V_{CC}. If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVX3245 configures two different output levels to handle the dual supply interface issues. The "A" port is a dedicated 3V port to interface 3V ICs. The "B" port is a dedicated port to interface 5V ICs. *Figure 1* shows how LVX3245 fits into a system with 3V subsystem and 5V subsystem.







Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation	National Semiconductor Europe	National Semiconductor Asia Pacific Customer	National Semiconducto Japan Ltd.
Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5639-7560
Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5639-7507
Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
	Français Tel: +49 (0) 1 80-532 93 58		
ww.national.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.