

54F/74F676 16-Bit Serial/Parallel-In, Serial-Out Shift Register

General Description

The 'F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data (P_0-P_{15}) inputs is entered on the falling edge of the Clock Pulse (\overline{CP}) input signal. When M is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select (\overline{CS}) input prevents both parallel and serial operations.

Features

- 16-bit parallel-to-serial conversion
- 16-bit serial-in, serial-out
- Chip select control
- Slim 24 lead 300 mil package


Commercial	Military	Package Number	Package Description		
74F676PC		N24A	24-Lead (0.600" Wide) Molded Dual-In-Line		
74F676SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line		
	54F676DM (Note 2)	J24A	24-Lead (0.600" Wide) Ceramic Dual-In-Line		
	54F676SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line		
74F676SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC		
	54F676FM (Note 2)	W24C	24-Lead Cerpack		
	54F676LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C		

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Connection Diagrams







TL/F/9588-2

TRI-STATE® is a registered trademark of National Semiconductor Corporation

Logic Symbols



TL/F/9588-1



Unit Loading/Fan Out

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
P ₀ -P ₁₅	Parallel Data Inputs	1.0/1.0	20 μA/-0.6 mA		
P ₀ -P ₁₅	Chip Select Input (Active LOW)	1.0/1.0	20 μA/ – 0.6 mA		
CP	Clock Pulse Input (Active LOW)	1.0/1.0	$20 \mu\text{A}/-0.6 \text{mA}$		
M	Mode Select Input	1.0/1.0	20 μA/ – 0.6 mA		
SI	Serial Data Input	1.0/1.0	$20 \mu\text{A}/-0.6 \text{mA}$		
SO	Serial Output	50/33.3	-1 mA/20 mA		

Functional Description

The 16-bit shift register operates in one of three modes, as indicated in the Shift Register Operations Table.

HOLD—a HIGH signal on the Chip Select (\overline{CS}) input prevents clocking, and data is stored in the sixteen registers.

Shift/Serial Load—data present on the SI pin shifts into the register on the falling edge of $\overline{\text{CP}}$. Data enters the Q_0 position and shifts toward Q_{15} on successive clocks, finally appearing on the SO pin.

Parallel Load—data present on P_0-P_{15} are entered into the register on the falling edge of \overline{CP} . The SO output represents the Q_{15} register output.

To prevent false clocking, $\overline{\text{CP}}$ must be LOW during a LOW-to-HIGH transition of $\overline{\text{CS}}.$

Shift Register Operations Table

С	ontrol Inp	Operating Mode				
CS	M	CP	Operating mode			
Н	Х	Х	Hold			
L	L	$\overline{}$	Shift/Serial Load			
L	Н	$\overline{}$	Parallel Load			


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

= HIGH-to-LOW Transition

Block Diagram



TL/F/9588-5

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to} + 125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to} + 175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to} + 150^{\circ}\mbox{C} \\ \end{array}$

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{CC} \\ \text{TRI-STATE} \tiny{\textcircled{\tiny{\$}}} \text{ Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	v _{cc}	Conditions	
Symbol			Min	Тур	Max	Oilles	VCC	Conditions	
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V_{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{\text{IN}} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	V	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V _{IN} = 7.0V	
I _{CEX}	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V_{ID}	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \mu\text{A},$ All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV, All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
I _{OS}	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
Icc	Power Supply Curren	t			72	mA	Max		

AC Electrical Characteristics

	Parameter				5	4F	74F		
Symbol					T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	100	110		45		90		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to SO	4.5 5.0	9.0 9.0	11.0 12.5	4.5 5.0	17.0 14.5	4.5 5.0	12.0 13.5	ns

AC Operating Requirements

Symbol		$74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74F		
	Parameter			T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units
		Min	Max	Min	Max	Min	Max	
t _S (H) t _S (L)	Setup Time, HIGH or LOW SI to $\overline{\text{CP}}$	4.0 4.0		4.0 4.0		4.0 4.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW SI to CP	4.0 4.0		4.0 4.0		4.0 4.0		113
t _S (H) t _S (L)	Setup Time, HIGH or LOW P _n to CP	3.0 3.0		3.0 3.0		3.0 3.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to CP	4.0 4.0		4.0 4.0		4.0 4.0		113
t _s (H) t _s (L)	Setup Time, HIGH or LOW M to CP	8.0 8.0		8.0 8.0		8.0 8.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW M to CP	2.0 2.0		2.0 2.0		2.0 2.0		113
t _s (L)	Setup Time, LOW CS to CP	10.0		12.0		10.0		ns
t _h (H)	Hold Time, HIGH CS to CP	10.0		10.0		10.0		115
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 6.0		5.0 9.0		4.0 6.0		ns

Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:


<u>74F 676 Ş Ç</u> - Special Variations QB = Military grade device with Temperature Range Family 74F = Commercial 54F = Military environmental and burn-in processing Device Type Temperature Range C = Commercial (0°C to +70°C) Package Code -P = Plastic DIP SP = Slim Plastic DIP $M = Military (-55^{\circ}C to + 125^{\circ}C)$


SD = Slim Ceramic DIP F = Flatpak


D = Ceramic DIP

Leadless Chip Carrier (LCC) Small Outline SOIC JEDEC L =










Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408