

# 54F/74F379 Quad Parallel Register with Enable

## **General Description**

The 'F379 is a 4-bit register with buffered common Enable. This device is similar to the 'F175 but features the common Enable rather than common Master Reset.

# **Features**


- Edge triggered D-type inputs
- Buffered positive edge-triggered clock
- Buffered common enable input
- True and complement outputs
- Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description			
74F379PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line			
	54F379DM (QB)	J16A	16-Lead Ceramic Dual-In-Line			
74F379SC (Note 1)		M16A	16-Lead (0.300" Wide) Molded Small Outline, JEDEC			
74F379SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ			
	54F379FM (QB)	W16A	16-Lead Cerpack			
	54F379LM (QB)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C			

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

# **Logic Symbols**

# **Connection Diagrams**



# **Unit Loading/Fan Out**

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
Ē	Enable Input (Active LOW)	1.0/1.0	20 μA/ -0.6 mA		
$D_0 - D_3$	Data Inputs	1.0/1.0	20 μA/ -0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ -0.6 mA		
Q <sub>0</sub> -Q <sub>3</sub>	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA		

# **Functional Description**

The 'F379 consists of four edge-triggered D-Type flip-flops with individual D inputs and Q and  $\overline{\rm Q}$  outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the  $\overline{E}$  is input HIGH, the register will retain the present data independent of the CP input. The  $D_n$  and  $\overline{E}$  inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.


## **Truth Table**

	Inputs	Outputs			
Ē	СР	Qn	$\overline{\mathbf{Q}}_{\mathbf{n}}$		
Н	_	Х	NC	NC	
L	$\mathcal{L}$	Н	Н	L	
L		L	L	Н	

H = HIGH Voltage Level

H = High Voltage Level
L = LOW Voltage Level
X = Immaterial
✓ = LOW-to-HIGH Transition
NC = No Change

# **Logic Diagram**



TL/F/9527-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +175^{\circ}\mbox{C} \\ \mbox{Plastic} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \end{array}$ 

V<sub>CC</sub> Pin Potential to

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{lll} \mbox{Standard Output} & -0.5\mbox{V to V}_{CC} \\ \mbox{TRI-STATE} \mbox{$^{\circ}$ Output} & -0.5\mbox{V to } +5.5\mbox{V} \end{array}$ 

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA) ESD Last Passing Voltge (Min) 4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

#### **DC Electrical Characteristics**

Symbol	Parameter		54F/74F			Units	v <sub>cc</sub>	Conditions	
Symbol			Min	Тур	Max	Onits	VCC	Conditions	
$V_{IH}$	Input HIGH Voltage			2.0			٧		Recognized as a HIGH Signal
$V_{IL}$	Input LOW Voltage					0.8	٧		Recognized as a LOW Signal
$V_{CD}$	Input Clamp Diode Vo	oltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH Voltage	74F	10% V <sub>CC</sub> 10% V <sub>CC</sub> 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage		10% V <sub>CC</sub> 10% V <sub>CC</sub>			0.5 0.5	٧	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
I <sub>IH</sub>	Input HIGH Current	54F 74F				20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F				100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F				250 50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
$V_{ID}$	Input Leakage Test	74F		4.75			V	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F				3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
Ios	Output Short-Circuit Current		-60		<b>-150</b>	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CCL</sub>	Power Supply Curren	t			28	40	mA	Max	$V_O = LOW$

# **AC Electrical Characteristics**


					54F  T <sub>A</sub> , V <sub>CC</sub> = Mil  C <sub>L</sub> = 50 pF		74F  T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
Symbol	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	100	140		75		100		MHz
t <sub>PLH</sub>	Propagation Delay CP to $Q_n$ , $\overline{Q}_n$	3.5 5.0	5.0 6.5	6.5 8.5	3.0 4.0	8.5 10.0	3.5 5.0	7.5 9.5	ns


# **AC Operating Requirements**


		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74F  T <sub>A</sub> , V <sub>CC</sub> = Com		Units
Symbol	Parameter			TA, VCC	; = Mil			
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	3.0 3.0		4.0 4.0			3.0 3.0	ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	1.0 1.0		2.0 2.0			1.0 1.0	113
t <sub>s</sub> (H)	Setup Time, HIGH or LOW E to CP	6.0 6.0		8.0 8.0			6.0 6.0	ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW E to CP	0 0		0			0 0	113
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	4.0 5.0		5.0 7.0			4.0 5.0	ns

# **Ordering Information**


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:












16-Lead (0.300" Wide) Molded Dual-In-Line Package (P)
NS Package Number N16E

## Physical Dimensions inches (millimeters) (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408