

## 54F/74F191 Up/Down Binary Counter with Preset and Ripple Clock

#### **General Description**

The 'F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

#### **Features**

- High-Speed—125 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable


Commercial	Military	Package Number	Package Description		
74F191PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line		
	54F191DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line		
74F191SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC		
74F191SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ		
	54F191FM (Note 2)	W16A	16-Lead Cerpack		
	54F191LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C		

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

#### **Logic Symbols**

#### **Connection Diagrams**



#### Unit Loading/Fan Out

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
CE	Count Enable Input (Active LOW)	1.0/3.0	20 μA/ – 1.8 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ -0.6 mA		
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20 μA/ -0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	$20 \mu\text{A}/-0.6 \text{mA}$		
Ū/D	Up/Down Count Control Input	1.0/1.0	20 μA/ -0.6 mA		
$Q_0-Q_3$ $\overline{RC}$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
RC	Ripple Clock Output (Active LOW)	50/33.3	-1 mA/20 mA		
TC	Terminal Count Output (Active HIGH)	50/33.3	-1 mA/20 mA		

#### **Functional Description**

The 'F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( $\overline{PL}$ ) input is LOW, information present on the Parallel Data inputs ( $P_0-P_3$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table.  $\overline{CE}$  and  $\overline{U}/D$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{\rm U}/{\rm D}$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures 1 and 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{\text{CE}}$  inhibits the  $\overline{\text{RC}}$  output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the  $\overline{\rm RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the  $\overline{\rm RC}$  output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The  $\overline{\text{CE}}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures 1 and 2 doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{\text{CE}}$ .

Mode Select Table

	In	puts	Mode		
PL	CE	Ū/D	Mode		
Н	L	L		Count Up	
Н	L	Н	$\mathcal{L}$	Count Down	
L	X	Χ	Χ	Preset (Asyn.)	
Н	Н	X	X	No Change (Hold)	

#### **RC** Truth Table

	Inputs					
CE	TC*	СР	RC			
L	Н	T	T			
Н	X	X	Н			
X	L	X	Н			

<sup>\*</sup>TC is generated internally


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

\_\_\_ = LOW-to-HIGH Clock Transition

<sup>□□ =</sup> LOW Pulse

# **Logic Diagram** J CLOCK K PRESET CLEAR TL/F/9495-5 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. Ū/D Ū/D TL/F/9495-6 FIGURE 1. n-Stage Counter Using Ripple Clock DIRECTION ENABLE TL/F/9495-7 FIGURE 2. Synchronous n-Stage Counter Using Ripple Carry/Borrow DIRECTION ENABLE -



TL/F/9495-8

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V<sub>CC</sub> Pin Potential to

Voltage Applied to Output

in HIGH State (with V<sub>CC</sub> = 0V)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{TRI-STATE} \tiny{\textcircled{\tiny{\$}}} \text{ Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$ 

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **Recommended Operating Conditions**

Free Air Ambient Temperature

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

#### **DC Electrical Characteristics**

Symbol	Parameter		54F/74F		Units	v <sub>cc</sub>	Conditions	
<b>Oy20</b> .			Min	Тур	Max	Oilles	VCC	Conditions
$V_{IH}$	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
$V_{IL}$	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
$V_{CD}$	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{\text{IN}} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	٧	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
lін	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$
$V_{ID}$	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \mu\text{A},$ All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6 -1.8	mA	Max	$V_{IN} = 0.5V \text{ (except } \overline{CE}\text{)}$ $V_{IN} = 0.5V \text{ (}\overline{CE}\text{)}$
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
Icc	Power Supply Curren	t		38	55	mA	Max	

### **AC Electrical Characteristics**


Symbol		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			5	54F		4F	
	Parameter				T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	100	125		75		90		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub>	3.0 5.0	5.5 8.5	7.5 11.0	3.0 5.0	9.5 13.5	3.0 5.0	8.5 12.0	ns
t <sub>PLH</sub>	Propagation Delay CP to TC	6.0 5.0	10.0 8.5	13.0 11.0	6.0 5.0	16.5 13.5	6.0 5.0	14.0 12.0	115
t <sub>PLH</sub>	Propagation Delay CP to RC	3.0 3.0	5.5 5.0	7.5 7.0	3.0 3.0	9.5 9.0	3.0 3.0	8.5 8.0	ne
t <sub>PLH</sub>	Propagation Delay CE to RC	3.0 3.0	5.0 5.5	7.0 7.0	3.0 3.0	9.0 9.0	3.0 3.0	8.0 8.0	– ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay U/D to RC	7.0 5.5	11.0 9.0	18.0 12.0	7.0 5.5	22.0 14.0	7.0 5.5	20.0 13.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay U/D to TC	4.0 4.0	7.0 6.5	10.0 10.0	4.0 4.0	13.5 12.5	4.0 4.0	11.0 11.0	113
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay P <sub>n</sub> to Q <sub>n</sub>	3.0 6.0	4.5 10.0	7.0 13.0	3.0 6.0	9.0 16.0	3.0 6.0	8.0 14.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay PL to Q <sub>n</sub>	5.0 5.5	8.5 9.0	11.0 12.0	5.0 5.5	13.0 14.5	5.0 5.5	12.0 13.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay P <sub>n</sub> to TC	5.0 6.5		14.0 13.0			5.0 6.0	15.0 14.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay P <sub>n</sub> to RC	6.5 6.0		19.0 14.0			6.5 6.0	20.0 15.0	ns
t <sub>PLH</sub>	Propagation Delay PL to TC	8.0 6.0		16.5 13.5			8.0 6.0	17.5 14.5	ns
t <sub>PLH</sub>	Propagation Delay PL to RC	10.0 9.0		20.0 15.5			10.0 9.0	21.0 16.0	ns


AC O	perating	Require	ments
$\Delta \cup \cup$	peraury	HUGGUIIC	,,,,,,,,,,


Symbol				54	F	74F		
	Parameter			T <sub>A</sub> , V <sub>CC</sub> = Mil		T <sub>A</sub> , V <sub>CC</sub> = Com		Units
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW P <sub>n</sub> to <del>P</del> L	4.5 4.5		6.0 6.0		5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW P <sub>n</sub> to PL	2.0 2.0		2.0 2.0		2.0 2.0		
t <sub>S</sub> (L)	Setup Time LOW CE to CP	10.0		10.5		10.0		ns
t <sub>h</sub> (L)	Hold Time LOW CE to CP	0		0		0		115
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW U/D to CP	12.0 12.0		12.0 12.0		12.0 12.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW  U/D to CP	0		0		0		
t <sub>w</sub> (L)	PL Pulse Width LOW	6.0		8.5		6.0		ns
t <sub>w</sub> (L)	CP Pulse Width LOW	5.0		7.0		5.0		ns
t <sub>rec</sub>	Recovery Time PL to CP	6.0		7.5		6.0		ns


#### **Ordering Information**

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:










0.050 ± 0.010 (1.270 ± 0.254) TYP 16-Lead (0.300" Wide) Molded Dual-In-Line Package (P)
NS Package Number N16E

N16E (REV F)

(8.255 +1.016)

#### Physical Dimensions inches (millimeters) (Continued)



## 16-Lead Ceramic Flatpak (F) NS Package Number W16A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1

Japan Ltd.
Sumitomo Chemical
Engineering Center
Bldg. 7F
1-7-1, Nakase, Mihama-Ku
Chiba-City,
Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melibourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998