

#### 54ACT899

# 9-Bit Latchable Transceiver with Parity Generator/Checker

#### **General Description**


The ACT899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data busses in either direction. The ACT899 features independent latch enables for the A-to-B direction and the B-to-A direction, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.

#### **Features**

- Latchable transceiver with output sink of 24 mA
- Option to select generate parity and check or "feed-through" data/parity in directions A-to-B or B-to-A


- Independent latch enable for A-to-B and B-to-A directions
- Select pin for ODD/EVEN parity
- ERRA and ERRB output pins for parity checking
- Ability to simultaneously generate and check parity
- May be used in system applications in place of the '280
- May be used in system applications in place of the '657 and '373 (no need to change T/R to check parity)
- 4 kV minimum ESD immunity
- Standard Microcircuit Drawing (SMD) 5962-9314101

#### **Logic Symbol**



### **Connection Diagram**

#### Pin Assignment for LCC



TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT® is a registered trademark of Fairchild Semiconductor Corporation.

Pin Names	Description					
A <sub>0</sub> -A <sub>7</sub>	A Bus Data Inputs/Data Outputs					
B <sub>0</sub> -B <sub>7</sub>	B Bus Data Inputs/Data Outputs					
APAR, BPAR	A and B Bus Parity Inputs					
ODD/EVEN	ODD/EVEN Parity Select, Active LOW for EVEN Parity					
GBA, GAB	Output Enables for A or B Bus, Active LOW					
SEL	Select Pin for Feed-Through or Generate Mode, LOW for Generate Mode					
LEA, LEB	Latch Enables for A and B Latches, HIGH for Transparent Mode					
ERRA, ERRB	Error Signals for Checking Generated Parity with Parity In, LOW if Error Occurs					

#### **Functional Description**

The ACT899 has three principal modes of operation which are outlined below. These modes apply to both the A-to-B and B-to-A directions.

- Bus A (B) communicates to Bus B (A), parity is generated and passed on to the B (A) Bus as BPAR (APAR). If LEB (LEA) is HIGH and the Mode Select (SEL) is LOW, the parity generated from B[0:7] (A[0:7]) can be checked and monitored by ERRB (ERRA).
- Bus A (B) communicates to Bus B (A) in a feed-through mode if SEL is HIGH. Parity is still generated and checked as ERRA and ERRB in the feed-through mode (can be used as an interrupt to signal a data/parity bit error to the CPU).
- Independent Latch Enables (LEA and LEB) allow other permutations of generating/checking (see Function Table


#### **Function Table**


Inputs					Operation				
GAB	GAB GBA SEL LEA LEB		LEB						
Н	Н	Х	Х	Х	Busses A and B are TRI-STATE®.				
Н	L	L	L	Н	Generates parity from B[0:7] based on $O/\overline{E}$ (Note 1). Generated parity $\rightarrow$ APAR. Generated parity checked against BPAR and output as $\overline{ERRB}$ .				
Н	L	L	Н	Н	Generates parity from B[0:7] based on O/E. Generated parity → APAR. Generated parity checked against BPAR and output as ERRE Generated parity also fed back through the A latch for generate/chec as ERRA.				
Н	L	L	Х	L	Generates parity from B latch data based on O/E. Generated parity - APAR. Generated parity checked against latched BPAR and output a ERRB.				
Н	L	Н	Х	Н	BPAR/B[0:7] → APAR/A0:7] Feed-through mode. Generated parity checked against BPAR and output as ERRB.				
Н	L	Н	Н	Н	$BPAR/B[0:7] \to APAR/A[0:7]$				
					Feed-through mode. Generated parity checked against BPAR and output as ERRB. Generated parity also fed back through the A latch for generate/check as ERRA.				
L	Н	L	Н	L	Generates parity for A[0:7] based on $O/\overline{E}$ . Generated parity $\to$ BPAR Generated parity checked against APAR and output as $\overline{ERRA}$ .				
L	Н	L	Н	Н	Generates parity from A[0:7] based on O/Ē. Generated parity → BPAR. Generated parity checked against APAR and output as ĒRRĀ. Generated parity also fed back through the B latch for generate/check as ĒRRB.				
L	Н	L	L	Х	Generates parity from A latch data based on $O/\overline{E}$ . Generated parity $\to$ BPAR. Generated parity checked against latched APAR and output as $\overline{ERRA}$ .				
L	Н	Н	Н	L	$APAR/A[0:7] \rightarrow BPAR/B[0:7]$				
					Feed-through mode. Generated parity checked against APAR and output as ERRA.				
L	Н	Н	Н	Н	$APAR/A[0:7] \rightarrow BPAR/B[0:7]$				
					Feed-through mode. Generated parity checked against APAR and output as ERRA. Generated parity also fed back through the B latch for generate/check as ERRB.				


H = HIGH Voltage Level
L = LOW Voltage Level


X = Immaterial


Note 1:  $O/\overline{E} = ODD/\overline{EVEN}$ 











#### **Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) = -0.5V to +7.0V

DC Input Diode Current (IIK)

 $\begin{array}{c} {\rm V_I = -0.5V} & -20 \; {\rm mA} \\ {\rm V_I = V_{CC} + 0.5V} & +20 \; {\rm mA} \\ {\rm DC \; Input \; Voltage \; (V_I)} & -0.5V \; {\rm to \; V_{CC} + 0.5V} \\ \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$  -20 mA  $V_{O} = V_{CC} + 0.5V$  +20 mA

DC Output Voltage ( $V_{\rm O}$ ) = -0.5V to  $V_{\rm CC}$  + 0.5V

DC Output Source

or Sink Current ( $I_O$ )  $\pm 50$  mA

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50$  mA Storage Temperature ( $T_{STG}$ )  $-65^{\circ}$ C to  $+150^{\circ}$ C DC Latch-Up Source or

Sink Current ±300 mA

Junction Temperature (T<sub>J</sub>)

175°C

### Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )

'ACT 4.5V to 5.5V Input Voltage ( $V_1$ ) 0V to  $V_{CC}$  Output Voltage ( $V_0$ ) 0V to  $V_{CC}$ 

Operating Temperature (T<sub>A</sub>)

54ACT -55°C to +125°C

Minimum Input Edge Rate ΔV/Δt

'ACT Devices

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

Note 3: PLCC packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.

#### DC Electrical Characteristics for 'ACT Family Devices

		V <sub>cc</sub>	54ACT	Units	Conditions	
Symbol	Parameter		T <sub>A</sub> =			
			-55°C to +125°C			
			Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	2.0		or V <sub>CC</sub> – 0.1V	
V <sub>IL</sub>	Maximum Low Level	4.5	0.8	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	0.8		or V <sub>CC</sub> – 0.1V	
V <sub>OH</sub>	Minimum High Level	4.5	4.4	V	I <sub>OUT</sub> = -50 μA	
	Output Voltage	5.5	5.4			
					(Note 4)	
					$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5	3.70	V	$I_{OH} = -24 \text{ mA}$	
		5.5	4.70		$I_{OH} = -24 \text{ mA}$	
V <sub>OL</sub>	Maximum Low Level	4.5	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.1			
					(Note 4)	
					$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5	0.50	V	I <sub>OL</sub> = 24 mA	
		5.5	0.50		I <sub>OL</sub> = 24 mA	
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μΑ	$V_{I} = V_{CC}, GND$	
	Leakage Current					
l <sub>oz</sub>	Maximum TRI-STATE	5.5	±10.0	μA	$V_{I} = V_{IL}, V_{IH}$	
	Leakage Current				$V_O = V_{CC}$ , GND	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$	
I <sub>OLD</sub>	Minimum Dynamic	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current (Note 5)	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min	

## DC Electrical Characteristics for 'ACT Family Devices (Continued)

			54ACT		
Symbol	Parameter	V <sub>cc</sub> (V)	T <sub>A</sub> = -55°C to +125°C	Units	Conditions
			Guaranteed	1	
			Limits		
I <sub>cc</sub>	Maximum Quiescent	5.5	160.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub>
	Supply Current				or GND (Note 6)

Note 4: Maximum of 9 outputs loaded; thresholds on input associated with output under test.

Note 5: Maximum test duration 2.0 ms, one output loaded at a time.

Note 6: I<sub>CC</sub> for 54ACT @ 25°C is identical to 74ACT @ 25°C.

#### **AC Electrical Characteristics**

			54.	ACT		
	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	-55°C	Units	Fig.
Symbol		(V)	to +	125°C		No.
-		(Note 7)	C <sub>1</sub> = 50 pF		_	
			Min Max			
PLH	Propagation Delay	5.0	1.5	13.5	ns	Figure 1
PHL	$A_n$ , $B_n$ to $B_n$ , $A_n$					
PLH	Propagation Delay	5.0	1.5	11.0	ns	Figure 1
PHL	APAR, BPAR to BPAR, APAR					
PLH	Propagation Delay	5.0	1.5	16.0	ns	Figure 2
PHL	A <sub>n</sub> , B <sub>n</sub> to BPAR, APAR					
PLH	Propagation Delay	5.0	1.5	16.0	ns	Figure 3
PHL	$A_n$ , $B_n$ to $\overline{ERRA}$ , $\overline{ERRB}$					
PLH	Propagation Delay	5.0	1.5	16.0	ns	Figure 4
PHL	ODD/EVEN to ERRA, ERRB					
PLH	Propagation Delay	5.0	1.5	14.5	ns	Figure 5
PHL	ODD/EVEN to APAR, BPAR					
PLH	Propagation Delay	5.0	1.5	11.5	ns	Figure 6
PHL	APAR, BPAR to ERRA, ERRB					
PLH	Propagation Delay	5.0	1.5	12.5	ns	Figure 9
PHL	SEL to APAR, BPAR					
PLH	Propagation Delay	5.0	1.5	13.5	ns	Figures 10, 11
PHL	LEB to A <sub>n</sub> , B <sub>n</sub>					
PLH	Propagation Delay	5.0	1.5	16.0	ns	Figures 10, 11
PHL	LEA to APAR, BPAR					
PLH	Propagation Delay	5.0	1.5	16.0	ns	Figure 12
PHL	LEA, LEB to ERRA, ERRB					
PZH	Output Enable Time	5.0	1.5	16.0	ns	Figures 7, 8
PZL	$\overline{\text{GBA}}$ or $\overline{\text{GAB}}$ to $A_n$ , $B_n$					
PZH	Output Enable Time	5.0	1.5	11.0	ns	Figures 7, 8
PZL	GBA or GAB to BPAR or APAR					
PHZ	Output Disable Time	5.0	1.5	11.0	ns	Figures 7, 8
PHL	GBA or GAB to A <sub>n</sub> , B <sub>n</sub>					
PHZ	Output Disable Time	5.0	1.5	11.0	ns	Figures 7, 8
PLZ	GBA or GAB to BPAR, APAR					


Note 7: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .


#### **AC Operating Requirements** 54ACT $T_A = -55^{\circ}C$ $v_{cc}$ Fig. Symbol (V) to +125°C Units Parameter No. (Note 8) C<sub>L</sub> = 50 pF Guaranteed Minimum Setup Time, HIGH or LOW 5.0 3.0 Figures ts 11, 12 A<sub>n</sub>, B<sub>n</sub>, PAR to LEA, LEB Figures Hold Time, HIGH or LOW 5.0 3.0 11, 12 A<sub>n</sub>, B<sub>n</sub>, PAR to LEA, LEB Figure 13 Pulse Width for LEB, LEA 5.0 4.0 ns

**Note 8:** Voltage Range 5.0 = 5.0V ±0.5V.

### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation	210	pF	V <sub>CC</sub> = 5.0V
	Capacitance			





#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179