54ACT563 Octal Latch with TRI-STATE Outputs



54ACT563

Octal Latch with TRI-STATE® Outputs

General Description

The 'ACT563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.


The 'ACT563 device is functionally identical to the 'ACT573, but with inverted outputs.


Features

 \blacksquare I_{CC} and I_{OZ} reduced by 50%

- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'ACT573 but with inverted
- Outputs source/sink 24 mA
- 'ACT563 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'ACT563: 5962-89556

Logic Symbols






Pin Names	Description			
D ₀ -D ₇	Data Inputs			
LE	Latch Enable Input			
ŌĒ	TRI-STATE Output Enable Input			
$\overline{O}_0 - \overline{O}_7$	TRI-STATE Latch Outputs			

TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT $^{\text{TM}}$ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment

Functional Description

The 'ACT563 contains eight D-type latches with TRI-STATE complementary outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable $(\overline{\text{OE}})$ input. When $\overline{\text{OE}}$ is LOW, the buffers are in the bi-state mode. When $\overline{\text{OE}}$ is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

Function Table

Inputs		Internal	Outputs	Function	
ŌĒ	LE	D	Q	0	
Н	Х	Х	Х	Z	High-Z
Н	Н	L	Н	Z	High-Z
Н	Н	Н	L	Z	High-Z
Н	L	X	NC	Z	Latched
L	Н	L	Н	Н	Transparent
L	Н	Н	L	L	Transparent
L	L	Χ	NC	NC	Latched


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (IIK)

 $V_1 = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) –0.5V to $V_{\rm CC}$ + 0.5V

DC Output Diode Current (I_{OK})

 $V_{\rm O} = -0.5 V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V

DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±50 mA Storage Temperature (T_{STG}) -65°C to +150°C

Junction Temperature (T_J)

175°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

4.5V to 5.5V 'ACT Input Voltage (V_I) 0V to $V_{\rm CC}$ 0V to V_{CC} Output Voltage (V_O)

Operating Temperature (T_A)

-55°C to +125°C 54ACT

Minimum Input Edge Rate ($\Delta V/\Delta t$)

'ACT Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns Note 1: Absolute maximum ratings are those values beyond which damage

to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Characteristics for 'ACT Family Devices

			54ACT		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed Limits		
V _{IH}	Minimum High Level	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or V _{CC} - 0.1V
V _{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.70	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.70		I _{OH} = -24 mA
V _{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 2)
					$V_{IN} = V_{IL}$ or V_{IH}
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_I = V_{CC}$, GND
	Leakage Current				
l _{oz}	Maximum TRI-STATE	5.5	±5.0	μA	$V_{I} = V_{IL}, V_{IH}$
	Current				$V_O = V_{CC}$, GND
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$
	(Note 3)				
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent	5.5	80.0	μA	V _{IN} = V _{CC}
	Supply Current				or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

www.national.com

	Parameter		54ACT T _A = -55°C to +125°C C _L = 50 pF		_ Units	Fig. No.
		V _{cc}				
Symbol		(V)				
		(Note 5)				
			Min	Max		
t _{PLH}	Propagation Delay	5.0	1.0	14.5	ns	
	D_n to \overline{O}_n					
t _{PHL}	Propagation Delay	5.0	1.0	12.0	ns	
	D_n to \overline{O}_n					
t _{PLH}	Propagation Delay	5.0	1.0	12.5	ns	
	LE to \overline{O}_n					
t _{PHL}	Propagation Delay	5.0	1.0	11.5	ns	
	LE to \overline{O}_{n}					
t _{PZH}	Output Enable Time	5.0	1.0	11.5	ns	
t _{PZL}	Output Enable Time	5.0	1.0	11.0	ns	
t _{PHZ}	Output Disable Time	5.0	1.0	12.0	ns	
tou z	Output Disable Time	5.0	1.0	9.5	ns	

Note 5: Voltage Range 5.0 is 5.0V ±0.5V


AC Operating Requirements

Symbol	Parameter	V _{cc} (V) (Note 6)	$54ACT$ $T_A = -55^{\circ}C$ $to +125^{\circ}C$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
t _s	Setup Time, HIGH or LOW	5.0	4.5	ns	
	D _n to LE				
t _h	Hold Time, HIGH or LOW	5.0	1.5	ns	
	D _n to LE				
t _w	LE Pulse Width, HIGH	5.0	5.0	ns	


Note 6: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation	50.0	pF	V _{CC} = 5.0V
	Capacitance			



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179