

54ACTQ646 Quiet Series Octal Transceiver/Register with 3-STATE Outputs

General Description


The ACTQ646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental handling functions available are illustrated in *Figures 1, 2, 3, 4*.


The ACTQ utilizes FSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Independent registers for A and B busses
- Multiplexed real-time and stored data transfers
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT646
- 4 kV minimum ESD immunity
- Standard Microcircuit Drawing (SMD) 5962-9219601

Logic Symbols





Pin Descriptions

	-				
Pin Names	Description				
A ₀ -A ₇	Data Register A Inputs				
	Data Register A Outputs				
B ₀ -B ₇	Data Register B Inputs				
	Data Register B Outputs				
CPAB,	Clock Pulse Inputs				
СРВА					
SAB, SBA	Transmit/Receive Inputs				

GTO™ is a trademark of National Semiconductor Corporation FACT™ and FACT Quiet Series™ are trademarks of Fairchild Semiconductor Corporation


Logic Symbols (Continued)

Pin Descriptions (Continued)


Pin Names	Description
G	Output Enable Input
DIR	Direction Control Input

Connection Diagram

Pin Assignment for DIP and Flatpack



Pin Assignment for LCC



www.national.com

Real Time Transfer A-Bus to B-Bus



FIGURE 1.

Storage from Bus to Register



FIGURE 3.

Real Time Transfer B-Bus to A-Bus



FIGURE 2.

Transfer from Register to Bus



FIGURE 4.

Function Table

	Inputs					Data I/O (Note 1)		Function
G	DIR	CPAB	СРВА	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	
Н	Х	H or L	H or L	Х	Х			Isolation
Н	Χ	N	X	Χ	Χ	Input	Input	Clock A _n Data into A Register
Н	Χ	Χ	Ν	Χ	Χ			Clock B _n Data into B Register
L	Н	Х	Х	L	Х			A _n to B _n —Real Time (Transparent Mode)
L	Н	N	X	L	Χ	Input	Input Output Clock A _n Data into A Register	
L	Н	H or L	X	Н	Χ			A Register to B _n (Stored Mode)
L	Н	N	X	Н	Χ		Clock A _n Data into A Register and Outp	
L	L	Х	Х	Х	L			B _n to A _n —Real Time (Transparent Mode)
L	L	Χ	Ν	Χ	L	Output	Input	Clock B _n Data into B Register
L	L	Χ	H or L	Χ	Н			B Register to A _n (Stored Mode)
L	L	Χ	N	Х	Н			Clock B. Data into B Register and Output to A.


H = HIGH Voltage Level

Note 1: The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

L = LOW Voltage Level X = Immaterial

N = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

DC Output Source or Sink Current (I_O)

DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65° C to $+150^{\circ}$ C

Storage Temperature (T_{STG}) DC Latch-Up Source

or Sink Current ±300 mA

Junction Temperature (T_J)
CDIP

175°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

 $\begin{array}{lll} \text{ACTQ} & \text{4.5V to 5.5V} \\ \text{Input Voltage (V_I)} & \text{0V to V}_{\text{CC}} \\ \text{Output Voltage (V_O)} & \text{0V to V}_{\text{CC}} \\ \end{array}$

Operating Temperature (T_A)

Minimum Input Edge Rate $\Delta V/\Delta t$

ACTQ Devices V_{IN} from 0.8V to 2.0V

 V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for ACTQ

Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed Limits	\neg	
V _{IH}	Minimum High Level	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or V _{CC} – 0.1V
V _{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} - 0.1V
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 3)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.7	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.7		I _{OH} = -24 mA
V _{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 3)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	0.5	V	I _{OL} = 24 mA
		5.5	0.5		I _{OL} = 24 mA
I _{IN}	Maximum Input	5.5	±1.0	μA	V _I = V _{CC} , GND
	Leakage Current			<u> </u>	
I _{OZT}	Maximum I/O				$V_{I} = V_{IL}, V_{IH}$
	Leakage Current	5.5	±10.0	μA	$V_O = V_{CC}$, GND
	(A _n , B _n Inputs)				
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$
	(Note 4)				
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent	5.5	160.0	μA	V _{IN} = V _{CC}
	Supply Current				or GND (Note 5)

±50 mA

www.national.com

DC Electrical Characteristics for ACTQ (Continued)						
Symbol	Parameter	V _{cc} (V)	T _A = -55°C to +125°C	Units	Conditions	
			Guaranteed Limits			
V _{OLP}	Quiet Output	5.0	1.5	V		

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{CC} for 54ACTQ @ 25°C is identical to 74ACQ @ 25°C.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V) (Note 7)	T _A = -55°C to +125°C C _L = 50 pF		Units
			Min	Max	
t _{PLH} ,	Propagation Delay	5.0	2.0	11.0	ns
t _{PHL}	Clock to Bus				
t _{PLH} ,	Propagation Delay	5.0	2.0	12.0	ns
t _{PHL}	Bus to Bus				
t _{PLH,}	Propagation Delay				
t _{PHL}	SBA or SAB to A _n or B _n	5.0	2.0	12.5	ns
	(w/A _n or B _n HIGH or LOW)				
t _{PZH} ,	Enable Time	5.0	1.5	15.0	ns
t_{PZL}	\overline{G} to A_n or B_n				
t _{PHZ} ,	Disable Time	5.0	1.5	12.0	ns
t_{PLZ}	\overline{G} to A_n or B_n				
t _{PZH} ,	Enable Time	5.0	1.5	15.0	ns
t _{PZL}	DIR to A _n or B _n				
t _{PHZ} ,	Disable Time	5.0	1.5	12.0	ns
t_{PLZ}	DIR to A _n or B _n				

Note 7: Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements


Symbol	Parameter	V _{CC} (V) (Note 8)	T _A = -55°C to +125°C C _L = 50 pF	Units
			Guaranteed Minimum	
t _S	Setup Time, HIGH or LOW	5.0	3.0	ns
	Bus to Clock			
t _H	Hold Time, HIGH or LOW	5.0	1.5	ns
	Bus to Clock			
t _w	Clock Pulse Width	5.0	4.0	ns
	HIGH or LOW			

Note 8: Voltage Range 5.0 is 5.0V ±0.5V


Capacitance

Symbol	Parameter	Max	Units	Conditions
C _{IN}	Input Capacitance	15	pF	V _{CC} = OPEN
C _{I/O}	Input/Output Capacitance	20.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation	100.0	pF	V _{CC} = 5.0V
	Capacitance			

www.national.com



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Leadless Chip Carrier Package Number E28A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179