

54AC646

Octal Transceiver/Register with TRI-STATE® Outputs

General Description


The 'AC646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental data handling functions available are illustrated in *Figures 1, 2, 3, 4*.

- Multiplexed real-time and stored data transfers
- TRI-STATE outputs
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- 'ACT646 has TTL compatible inputs
- Standard Microcircuit Drawing (SMD) — 'AC646: 5962-89682

Features


■ Independent registers for A and B buses

Logic Symbols



	Pin Names	Description
A	₀ -A ₇	Data Register A Inputs
		Data Register A Outputs
В	₀ –B ₇	Data Register B Inputs
		Data Register B Outputs
С	PAB, CPBA	Clock Pulse Inputs
S	AB, SBA	Transmit/Receive Inputs
G		Output Enable Input
D	IR	Direction Control Input

G3 3 FN1 (RA)




TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT® is a registered trademark of Fairchild Semiconductor Corporation.

Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC



Real Time Transfer A-Bus to B-Bus




FIGURE 1.

Real Time Transfer B-Bus to A-Bus




FIGURE 2.

Storage from Bus to Register




FIGURE 3.

Transfer from Register to Bus




FIGURE 4.

Function Table

	Inputs			Data I/O (Note 1)		Function			
G	DIR	CPAB	СРВА	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇		
Н	Х	H or L	H or L	Х	Х			Isolation	
Н	Χ	~	X	Χ	Χ	Input	Input	Clock A _n Data into A Register	
Н	Χ	X	~	Χ	Χ			Clock B _n Data into B Register	
L	Н	Х	Х	L	Χ			A _n to B _n —Real Time (Transparent Mode)	
L	Н	~	X	L	Χ	Input	Output	Clock A _n Data into A Register	
L	Н	H or L	X	Н	Χ			A Register to B _n (Stored Mode)	
L	Н	~	X	Н	Χ			Clock A _n Data into A Register and Output to B _n	
L	L	Х	Х	Х	L			B _n to A _n — Real Time (Transparent Mode)	
L	L	X	~	Χ	L	Output	Input Clock B _n Data into B Register		
L	L	X	H or L	Χ	Н			B Register to A _n (Stored Mode)	
L	L	X	~	Χ	Н			Clock B _n Data into B Register and Output to A _n	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Note 1: The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

^{∠ =} LOW-to-HIGH Transition

Logic Diagram GORDANIELS OSCIOLATE CHANNELS CESTIONALS DIRECTED TO 7 OTHER CHANNELS CESTIONALS C

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\label{eq:supply Voltage VCC} Supply Voltage (V_{CC}) & -0.5V \ to \ +7.0V \\ DC Input Diode Current (I_{IK}) & -20 \ mA \\ V_I = -0.5V & +20 \ mA \\ V_I = V_{CC} + 0.5V & +20 \ mA \\ DC Input Voltage (V_I) & -0.5V \ to \ V_{CC} + 0.5V \\ DC Output Diode Current (I_{OK}) & -0.5V \ to \ V_{CC} + 0.5V \\ \end{tabular}$

 $\begin{array}{c} \rm V_O = -0.5V & -20~mA \\ \rm V_O = \rm V_{CC} + 0.5V & +20~mA \\ \rm DC~Output~Voltage~(V_O) & -0.5V~to~V_{CC} + 0.5V \\ \rm DC~Output~Source \end{array}$

or Sink Current (I_O)

DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND}) ± 50 mA

Storage Temperature (T_{STG}) -65°C to +150°C

Junction Temperature (T_J)
CDIP

Recommended Operating Conditions

Supply Voltage (V_{CC})

 $\begin{tabular}{ll} 'AC & 2.0V to 6.0V \\ Input Voltage (V_I) & 0V to V_{CC} \\ Output Voltage (V_O) & 0V to V_{CC} \\ \end{tabular}$

175°C

Operating Temperature (T_A)

54AC -55°C to +125°C

Minimum Input Edge Rate $(\Delta V/\Delta t)$

'AC Devices

±50 mA

 $\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}$

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

			54AC		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed	7	
			Limits		
V_{IH}	Minimum High Level	3.0	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	3.15	V	or V _{CC} – 0.1V
		5.5	3.85		
V_{IL}	Maximum Low Level	3.0	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	1.35	V	or V _{CC} – 0.1V
		5.5	1.65		
V _{OH}	Minimum High Level	3.0	2.9		I _{OUT} = -50 μA
	Output Voltage	4.5	4.4	V	
		5.5	5.4		
					(Note 3)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	2.4		I _{OH} = −12 mA
		4.5	3.7	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.7		$I_{OH} = -24 \text{ mA}$
V_{OL}	Maximum Low Level	3.0	0.1		I _{OUT} = 50 μA
	Output Voltage	4.5	0.1	V	
		5.5	0.1		
					(Note 3)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	0.50		I _{OH} = 12 mA
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OH} = 24 mA
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_I = V_{CC}$, GND
	Leakage Current				
I_{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 4)	5.5	-50	mA	V _{OHD} = 3.85V Min

5 www.national.com

DC Characteristics for 'AC Family Devices (Continued)

Symbol	ol Parameter		V _{CC} T _A = -55°C to +125°C		Conditions	
		(V)	Guaranteed Limits			
I _{cc}	Maximum Quiescent Supply Current	5.5	160.0	μА	V _{IN} = V _{CC} or GND	
I _{OZT}	Maximum I/O Leakage Current	5.5	±10.0	μА	V_{I} (OE) = V_{IL} , V_{IH} V_{I} = V_{CC} , GND V_{O} = V_{CC} , GND	

Note 3: All outputs loaded; thresholds on input associated with output under test

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

 I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

AC Electrical Characteristics

	Parameter	V _{cc}		AC -55°C	Units	Fig. No.
Symbol			to +	125°C		
		(Note 6)	C _L =	50 pF		
			Min	Max		
t _{PLH}	Propagation Delay	3.3	1.0	20.0	ns	
	Clock to Bus	5.0	1.5	14.0		
t _{PHL}	Propagation Delay	3.3	1.0	17.5	ns	
	Clock to Bus	5.0	1.5	12.0		
t _{PLH}	Propagation Delay	3.3	1.0	15.0	ns	
	Bus to Bus	5.0	1.5	10.0		
t _{PHL}	Propagation Delay	3.3	1.0	14.5	ns	
	Bus to Bus	5.0	1.5	9.5		
t _{PLH}	Propagation Delay	3.3	1.0	17.0		
	SBA or SAB to A _n or B _n	5.0	1.5	12.0	ns	
	(w/ A _n or B _n HIGH or LOW)					
t _{PHL}	Propagation Delay	3.3	1.0	17.0		
	SBA or SAB to A _n or B _n	5.0	1.5	12.0	ns	
	(w/ A _n or B _n HIGH or LOW)					
t _{PZH}	Enable Time	3.3	1.0	13.0	ns	
	\overline{G} to A_n or B_n	5.0	1.5	9.5		
t _{PZL}	Enable Time	3.3	1.0	15.5	ns	
	G to A _n or B _n	5.0	1.5	11.0		
t _{PHZ}	Disable Time	3.3	1.0	14.0	ns	
	G to A _n or B _n	5.0	1.5	11.0		
t _{PLZ}	Disable Time	3.3	1.0	13.5	ns	
	G to A _n or B _n	5.0	1.5	11.0		
t _{PZH}	Enable Time	3.3	1.0	14.5	ns	
	DIR to A _n or B _n	5.0	1.5	10.5		
t _{PZL}	Enable Time	3.3	1.0	16.0	ns	
	DIR to A _n or B _n	5.0	1.5	12.5		
t _{PHZ}	Disable Time	3.3	1.0	14.5	ns	
	DIR to A _n or B _n	5.0	1.5	12.0		

www.national.com

AC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC} (V) (Note 6)	54AC T _A = -55°C to +125°C C _L = 50 pF		Units	Fig. No.
		(Note 6)	Min	Max		
t _{PLZ}	Disable Time	3.3	1.0	16.5	ns	
	DIR to A _n or B _n	5.0	1.5	12.0		

Note 6: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V


AC Operating Requirements


Symbol	Parameter	V _{cc} (V) (Note 7)	54AC T _A = -55°C to +125°C C _L = 50 pF Guaranteed Minimum	Units	Fig. No.
t _s	Setup Time, HIGH or LOW	3.3	6.0	ns	
	Bus to Clock	5.0	4.5		
t _h	Hold Time, HIGH or LOW	3.3	1.5	ns	
	Bus to Clock	5.0	2.0		
t _w	Clock Pulse Width	3.3	5.0	ns	
	HIGH or LOW	5.0	5.0		

Note 7: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{I/O}	Input/Output Capacitance	15.0	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation	60.0	pF	V _{CC} = 5.0V
	Capacitance			





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179