

54ABT574

Octal D-Type Flip-Flop with TRI-STATE® Outputs

General Description

The 'ABT574 is an octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ($\overline{\text{OE}}$). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The device is functionally identical to the 'ABT374 except for the pinouts.

Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'ABT374

- TRI-STATE outputs for bus-oriented applications
- Output sink capability of 48 mA, source capability of 24 mA
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9322001

Ordering Code

Military	Package Number	Package Description		
54ABT574J/883	J20A	20-Lead Ceramic Dual-In-Line		
54ABT574W/883	W20A	20-Lead Cerpack		
54ABT574E/883	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C		

Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Descriptions

Pin	Description		
Names			
D ₀ -D ₇	Data Inputs		
CP	Clock Pulse Input		
	(Active Rising Edge)		
ŌĒ	TRI-STATE Output Enable		
	Input (Active LOW)		
O ₀ -O ₇	TRI-STATE Outputs		

FAST® and TRI-STATE® are registered trademarks of National Semiconductor Corporation

Functional Description

The 'ABT574 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs are in a high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.

Function Table

Inputs		Internal	Outputs	Function	
ΟE	СР	D	Q	0	
Н	H or L	L	NC	Z	Hold

	Inputs		Internal Outputs		Function
ΟE	CP	D	Q	0	
Н	H or L	Н	NC	Z	Hold
Н	~	L	L	Z	Load
Н	~	Н	н	Z	Load
L	~	L	L	L	Data Available
L	~	Н	н	Н	Data Available
L	H or L	L	NC	NC	No Change in Data
L	H or L	Н	NC	NC	No Change in Data


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial
Z = High Impedance

✓ = LOW-to-HIGH Transition

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature -65°C to +150°C -55°C to +125°C

Ambient Temperature under Bias Junction Temperature under Bias

Ceramic

-55°C to +175°C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output in

the Disabled or Power-Off State -0.5V to 5.5V in the HIGH State –0.5V to $V_{\mbox{\scriptsize CC}}$

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA Over Voltage Latchup (I/O)

10V

Recommended Operating Conditions

Free Air Ambient Temperature

-55°C to +125°C Military

Supply Voltage

Military +4.5V to +5.5V Minimum Input Edge Rate $(\Delta V/\Delta t)$ Data Input 50 mV/ns Enable Input 20 mV/ns Clock Input 100 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Para	ameter	ABT574		4	Units	V _{cc}	Conditions	
			Min	Тур	Max				
V _{IH}	Input HIGH Voltage		2.0			V		Recognized HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized LOW Signal	
V _{CD}	Input Clamp Diode Vol	tage			-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54ABT	2.5			V	Min	I _{OH} = -3 mA	
		54ABT	2.0			V	Min	I _{OH} = -24 mA	
V _{OL}	Output LOW Voltage	54ABT			0.55	V	Min	I _{OL} = 48 mA	
I _{IH}	Input HIGH Current				5	μA	Max	V _{IN} = 2.7V (Note 4)	
					5			$V_{IN} = V_{CC}$	
I _{BVI}	Input HIGH Current Bro	eakdown Test			7	μA	Max	V _{IN} = 7.0V	
I _{IL}	Input LOW Current				-5	μA	Max	V _{IN} = 0.5V (Note 4)	
					-5			$V_{IN} = 0.0V$	
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA	
								All Other Pins Grounded	
I _{OZH}	Output Leakage Currer	nt			50	μΑ	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE} = 2.0V$	
I _{OZL}	Output Leakage Currer	nt			-50	μA	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE} = 2.0V$	
los	Output Short-Circuit Co	urrent	-100		-275	mA	Max	V _{OUT} = 0.0V	
I _{CEX}	Output High Leakage (Current			50	μA	Max	V _{OUT} = V _{CC}	
I _{ZZ}	Bus Drainage Test				100	μA	0.0	V _{OUT} = 5.5V; All Other GND	
I _{CCH}	Power Supply Current				50	μA	Max	All Outputs HIGH	
I _{CCL}	Power Supply Current				30	mA	Max	All Outputs LOW	
I _{CCZ}	Power Supply Current				50	μA	Max	OE = V _{CC}	
								All Others at V _{CC} or GND	
I _{CCT}	Additional I _{CC} /Input	Outputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1V$	
		Outputs TRI-STATE			2.5	mA	Max	Enable Input V _I = V _{CC} - 2.1V	
		Outputs TRI-STATE			2.5	mA		Data Input V _I = V _{CC} - 2.1V	
								All Others at V _{CC} or GND	
I _{CCD}	Dynamic I _{CC}	No Load				mA/	Max	Outputs Open, $\overline{\text{OE}}$ = GND,	
	(Note 4)				0.30	MHz		One Bit Toggling (Note 3),	
								50% Duty Cycle	

Note 3: For 8-bit toggling, I_{CCD} < 0.8 mA/MHz.

Note 4: Guaranteed, but not tested.

www.national.com

AC Electrical Characteristics

Symbol	Parameter	54A T _A = -55°C V _{CC} = 4.5 C _L = 9	Units	
		Min	Max	
f _{max}	Max Clock Frequency	150		MHz
t _{PLH}	Propagation Delay	1.5	7.0	ns
t _{PHL}	CP to O _n	1.5	7.4	
t _{PZH}	Output Enable Time	1.0	6.5	ns
t _{PZL}		1.0	7.2	
t _{PHZ}	Output Disable Time	1.0	7.2	ns
t _{PLZ}		1.0	6.7	

AC Operating Requirements


Symbol	Parameter	$T_A = -55^{\circ}$ ($V_{CC} = 4.5^{\circ}$	54ABT $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		
		Min	Max		
t _s (H)	Setup Time, HIGH	1.5		ns	
t _s (L)	or LOW D _n to CP	2.0			
t _h (H)	Hold Time, HIGH	2.0		ns	
$t_h(L)$	or LOW D _n to CP	2.0			
t _w (H)	Pulse Width, CP,	3.3		ns	
$t_w(L)$	HIGH or LOW	3.3			

Capacitance


Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0V
C _{OUT} (Note 5)	Output Capacitance	9.0	pF	V _{CC} = 5.0V


Note 5: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.

 $T_{\rm PHL}$ vs Temperature (T_A) C_L = 50 pF, 1 Output Switching, Clock to Output




 T_{PLH} vs Temperature (T_A) C_L = 50 pF, 1 Output Switching, Clock to Output






Capacitance (Continued)


T_{PLH} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching, Clock to Output




T_{PHL} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching, Clock to Output




 T_{PZH} vs Temperature (T_{Δ}) C_L = 50 pF, 8 Outputs Switching, OE to Output




 T_{PZL} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching, OE to Output




 T_{PHZ} vs Temperature (T_A) C_L = 50 pF, 8 Outputs Switching, OE to Output




 T_{PLZ} vs Temperature ($T_{\underline{A}}$) C_L = 50 pF, 8 Outputs Switching, OE to Output



T_{PLH} vs Load Capacitance T_A = 25°C, 1 Output Switching, Clock to Output




T_{PHL} vs Load Capacitance T_A = 25°C, 1 Output Switching, Clock to Output




Capacitance (Continued)


T_{PLH} vs Load Capacitance T_A = 25°C, 8 Outputs Switching, Clock to Output




T_{PHL} vs Load Capacitance T_A = 25°C, 8 Outputs Switching, Clock to Output




T_{PZH} vs Load Capacita<u>nce</u> T_A = 25°C, 8 Outputs Switching, OE to Output




 T_{PZL} vs Load Capacitance T_A = 25°C, 8 Outputs Switching, OE to Output




 T_{PLH} and T_{PHL} vs Number Outputs Switching C_L = 50 pF, T_A = 25°C, V_{CC} = 5.0V, Outputs In Phase, Clock to Output



Typical I_{CC} vs Output Switching Frequency
C_L = 0 pF, V_{CC} = V_{IH} = 5.5V,
1 Output Switching at 50% Duty Cycle



AC Loading



*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




FIGURE 2. $V_{\rm M}$ = 1.5V

Input Pulse Requirements

Amplitude	Rep. Rate	t _w	t _r	t _f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 5. Propagation Delay, Pulse Width Waveforms




FIGURE 6. TRI-STATE Output HIGH and LOW Enable and Disable Times






FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms

www.national.com



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



NS Package Number W20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86

Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 1 80-532 85 85

English Tel: +49 (0) 1 80-532 78 32

Français Tel: +49 (0) 1 80-532 93 58

Italiano Tel: +49 (0) 1 80-534 16 80

Fax: 65-2504466 Email: sea.support@nsc.com

National Semiconductor

Asia Pacific Customer

Response Group

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179