

54ABT244

Octal Buffer/Line Driver with TRI-STATE® Outputs

General Description

The 'ABT244 is an octal buffer and line driver with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver.

Features

- Non-inverting buffers
- Output sink capability of 48 mA, source capability of 24 mA
- Output switching specified for both 50 pF and 250 pF


- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Disable time less than enable time to avoid bus contention
- Standard Microcircuit Drawing (SMD) 5962-9214701

Ordering Code

Military	Package	Package Description		
	Number			
54ABT244J-QML	J20A	20-Lead Ceramic Dual-In-Line		
54ABT244W-QML	W20A	20-Lead Cerpack		
54ABT244E-QML	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C		


Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin	Description			
Names				
\overline{OE}_1 , \overline{OE}_2	Output Enable Input			
	(Active Low)			
I ₀ -I ₇	Inputs			
O ₀ -O ₇	Outputs			

Pin Assignment for LCC



Truth Table

ŌĒ₁	I ₀₋₃	O ₀₋₃	OE ₂	I ₄₋₇	O ₄₋₇
Н	Х	Z	Н	Х	Z
L	Н	Н	L	Н	Н
L	L	L	L	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

Junction Temperature under Bias Ceramic

 Ceramic
 -55°C to +175°C

 V_{CC} Pin Potential to Ground Pin
 -0.5V to +7.0V

 Input Voltage (Note 2)
 -0.5V to +7.0V

 Input Current (Note 2)
 -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State $\begin{array}{cc} -0.5 \text{V to } 5.5 \text{V} \\ \text{in the HIGH State} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA Over Voltage Latchup (I/O) 10V

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to +125°C

Supply Voltage

DC Electrical Characteristics

Symbol	Para	meter		ABT244		Units	V _{cc}	Conditions
			Min	Тур	Max			
V _{IH}	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54ABT	2.5			V	Min	I _{OH} = -3 mA
		54ABT	2.0			V	Min	I _{OH} = -24 mA
V _{OL}	Output LOW Voltage	54ABT			0.55	V	Min	I _{OL} = 48 mA
I _{IH}	Input HIGH Current				5	μA	Max	V _{IN} = 2.7V (Note 4)
					5			V _{IN} = V _{CC}
I _{BVI}	Input HIGH Current E	Breakdown Test			7	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current				-5	μA	Max	V _{IN} = 0.5V (Note 4)
					-5			V _{IN} = 0.0V
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{OZH}	Output Leakage Current				50	μA	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}_n = 2.0V$
I _{OZL}	Output Leakage Current				-50	μA	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
Ios	Output Short-Circuit (Current	-100		-275	mA	Max	V _{OUT} = 0.0V
I _{CEX}	Output High Leakage	Current			50	μA	Max	$V_{OUT} = V_{CC}$
I _{zz}	Bus Drainage Test				100	μA	0.0	V _{OUT} = 5.5V; All Others GND
I _{CCH}	Power Supply Currer	it			50	μA	Max	All Outputs HIGH
I _{CCL}	Power Supply Currer	t			30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Currer	t			50	μA	Max	$\overline{OE}_n = V_{CC};$
								All Others at V _{CC} or Ground
I _{CCT}	Additional I _{CC} /Input	Outputs Enabled			2.5	mA	Max	$V_I = V_{CC} - 2.1V$
		Outputs TRI-STATE			2.5	mA		Enable Input V _I = V _{CC} - 2.1V
		Outputs TRI-STATE			50	μA		Data Input V _I = V _{CC} - 2.1V
								All Others at V _{CC} or Ground
I _{CCD}	Dynamic I _{CC}	No Load				mA/	Max	Outputs Open
	(Note 4)				0.1	MHz		\overline{OE}_n = GND, (Note 3)
								One Bit Toggling, 50% Duty Cycle

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Note 3: For 8 bits toggling, I_{CCD} < 0.8 mA/MHz.

Note 4: Guaranteed, but not tested.


www.national.com 2


Symbol	Parameter	54/	ABT	Units	Fig. No.
		~	C to +125°C .5V-5.5V		
			50 pF		
		Min	Max	1	
t _{PLH}	Propagation Delay	1.0	5.3	ns	Figure 5
t _{PHL}	Data to Outputs	1.0	5.0		
t _{PZH}	Output Enable	0.8	6.5	ns	Figure 4
t _{PZL}	Time	1.2	7.9		
t _{PHZ}	Output Disable	1.2	7.6	ns	Figure 4
t_{PLZ}	Time	1.0	7.9		

Capacitance


Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0V
C _{OUT} (Note 5)	Output Capacitance	9.0	pF	V _{CC} = 5.0V


Note 5: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.






 $\label{lines} \mbox{ Dashed lines represent design characteristics; for specified guarantees refer to AC Characteristics Table.}$








Dashed lines represent design characteristics; for specified guarantees refer to AC Characteristics Table.

AC Loading



*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




FIGURE 2. Test Input Signal Levels

Amplitude	Rep. Rate	t _w	t _r	t _f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements

AC Waveforms




FIGURE 4. TRI-STATE Output HIGH and LOW Enable and Disable Times







FIGURE 5. Propagation Delay Waveforms for Inverting and Non-Inverting Functions

7 www.national.com





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com

Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National Semiconductor