National's "Burst" EPROM Simplifies Designs and **Improves Performance** When Interfaced with Motorola's 68040/68060

INTRODUCTION

National Semiconductor's NM27P68K is a new high performance "Bursting" EPROM. Due to its high performance, low power consumption, and a space saving PLCC package, it is an ideal substitute for interleaved EPROM memory schemes which aim at providing bursting memory solutions at the expense of glue logic, board space and high power consumption. It also eliminates the need for expensive, power-hungry SRAM.

BURSTING

"Bursting" refers to a method used for memory accesses that begin with an initial seed address. A memory system capable of "bursting" will provide a significant improvement in the access time of subsequent addresses following the initial seed address.

NM27P68K FEATURES

- 64k x 16 organization
- Support for 25 MHz and 33 MHz system frequencies
- Burst transfer at the rate of 4-1-1-1
- Support for slower systems through a single "Wait" pin - Automatic generation of Transfer Acknowledge ("TA"
- signal)
- Automatic detection of transfer error ("TEA" signal)
- Eliminates the need for SRAM, interleaved EPROMs, and high speed Expensive/Complex EPROM solutions
- Configurable CMOS/TTL output levels via independent power pins

National Semiconductor **Application Note 955** Jon Kiachian, P. Mohan Prasad June 1994



Vational's "Burst" EPROM Simplifies Designs and Improves

NM27P68K APPLICATIONS

- High Speed Laser Printers
- Networking
- PDA's
- Settops
- All applications implementing lookup tables in ROM

68XX040-NM27P68K

Figure 1 represents a typical wiring diagram of a 68040based system using NM27P68K to implement a high speed burst interface in between.

As illustrated, NM27P68K sits gluelessly on the Processor bus and all that is required for the burst interface is to generate the two chip-selects (CS0 ans CS1) needed and if necessary, the "Wait" signal.

SIGNAL DESCRIPTION

Transfer Start (TS)

The 68040 asserts this TRI-STATE® bidirectional signal for one clock period to indicate the start of each transfer. The NM27P68K decodes all I/O data using TS and the rising clock edge as a reference time.

Transfer Acknowledge (TA)

This TRI-STATE bidirectional signal indicates the completion of a requested data transfer operation. During transfers by the 68040, \overline{TA} is an input signal from the NM27P68K indicating completion of the transfer. During alternate bus master accesses TA is normally tri-stated to allow the NM27P68K to respond, and the 68040 samples it to detect



© 1995 National Semiconductor Corporation TL/D/12081 RRD-B30M75/Printed in U. S. A

Transfer Size (SIZ0 and SIZ1)

The 68040 can use the transfer size (SIZ0 and SIZ1) to determine whether it wants one 16-bit word or a "burst" (four 16-bit words) by manipulating these signals. (See Table I.)

TABLE I

| SIZ1 | SIZ0 | Data Size | EPROM Action |
|------|------|--------------|------------------|
| 0 | 0 | Long Word | One 16-bit Word |
| 0 | 1 | Byte | One 16-bit Word |
| 0 | 0 | Word | One 16-bit Word |
| 1 | 1 | Line "Burst" | Four 16-bit Word |

Transfer Error Acknowledge (TEA)

 $\overline{\mathsf{TEA}}$ is an error signal which indicates that an invalid bus operation or error condition has occurred. The NM27P68K uses $\overline{\mathsf{TEA}}$ as a synchronous reset. $\overline{\mathsf{TEA}}$ going active low at the rising edge of BCLK while $\overline{\mathsf{TS}}$ is active, will result in the current bus cycle being terminated, resetting the state machine, and awaiting input for the next state from the microprocessor. (See Table II.)

| TABLE II | | | | | |
|----------|-------------------|--|--|--|--|
| ТА | TEA | Action Taken | | | |
| 0 | 0 | Retry Operation | | | |
| 0 | 1 | Data Accepted | | | |
| 1 | 0 | Bus Error | | | |
| 1 | 1 | Insert Wait State | | | |
| | TA 0 0 1 1 | TA TEA 0 0 0 1 1 0 1 1 | | | |

Transfer Slow Down (Wait)

The insertion of wait states is controlled by the Wait pin. The Wait pin is a one clock look-ahead into the system to see whether or not data should be read on the next rising edge of BCLK. If the system is not ready to accept data, the Wait signal should be held high. This action will cause the NM27P68K to wait and drive TA high for the next clock cycle. The system will therefore not try to read the data lines.

For fastest operation, just ground the wait pin to V_{SS}. This will ensure that the NM27P68K will operate in the fastest mode possible. (See *Figures 2* and 3).





During "Burst" read operations, the Wait pin operates no differently. Wait states can be inserted anytime during the memory read. (See *Figures 4, 5, 6*).

Chip Selects (CS0, CS1)

These two signals can be hooked directly to two high order address bits for operation without address decoding.

Read/Write (R/W)

Active high input indicates a read cycle. While active low input indicates a write cycle. (See timing diagrams for additional information.)

BCLK

Memory Bus Clock is a synchronous input which controls the EPROM operation. Can accept CLK inputs up to 33 MHz.

A2-A17 Address Inputs

D0-D15 16-bit Data Bus

10-bit Date

V_{CCIO}

The V_{CCIO} pins are used to configure the output levels between CMOS and TTL.

V_{CC}/V_{PP}/V_{SS}

5V power supply. Programming voltage pin. Ground.





CONCLUSION

It should be concluded from the above analysis that National Semiconductor's NM27P68K offers a system designer

high performance without glue logic or high power consumption. Further, the low cost makes its use almost mandatory when compared to other memory solutions.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



| emiconductor n | National Semiconductor GmbH | National Semiconductor Japan Ltd. |
|-------------------|--------------------------------|--------------------------------------|
| conductor Drive | Livry-Gargan-Str. 10 | Sumitomo Chemical |
| 3090 | D-82256 Fürstenfeldbruck | Engineering Center |
| , CA 95052-8090 | Germany | Bldg. 7F |
| 272-9959 | Tel: (81-41) 35-0 | 1-7-1, Nakase, Mihama-Ku |
| 339-9240 | Telex: 527649 | Chiba-City, |
| | Fax: (81-41) 35-1 | Ciba Prefecture 261 |
| | | Tel: (043) 299-2300 |
| | | Fax: (043) 299-2500 |

National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.