Using the F100181 ALU and F100179 Carry-Lookahead

INTRODUCTION

F100181 FUNCTIONAL DESCRIPTION



F100179 FUNCTIONAL DESCRIPTION

INTRODUCTIONSpeed is of paramount importance in the arithmetic unit of a system design. The National F100181 Arithmetic Logic Unit ($\Sigma_n + 3$). A carry unit ($\Sigma_n + 4$). A carry a cross elected view in a sistent. Forties the data sheare on the selected view on sign in the carry output equations are selected view as sign in the core and the pasic logical operations are selected view as sign in the core and the core carry output equations are selected view as sign in the core and the core carry output equations are selected view as sign in the core carry core carry output equations are selected view as sign in the core carry core carry output equations are selected view as s		-			v-Lookahead	National Semiconductor Application Note 685 ECL Applications Staff April 1990					Using the	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INTRODUCTION Speed is of paramount importance in the arithmetic unit of a system design. The National F100181 Arithmetic Logic Unit (ALU) in conjunction with the F100179 Carry-Lookahead of fer a high-performance and efficient design solution. Besides the obvious performance benefits, they offer both temperature and voltage compensation which leads to bet ter performance stabilization throughout the guaranteed ranges. Better noise immunity over TTL devices and more afficient designs by using wired-OR logic and complementary outputs are also benefits offered by these devices. This application note describes the function of the F100181 and F100179, offers configurations for their use, and gives detailed timing analysis of the function settling times. F100181 FUNCTIONAL DESCRIPTION The F100181 is an ALU capable of performing sixteen arithmetic operations are selected when S ₃ is LOW, and binary coded decimal (BCD) with the S ₂ input [S ₂ is LOW (BCD); S ₂ is HIGH (binary)]. The remaining function-select lines (S ₂ -S ₀). Arithmetic mode can be selected between binary and binary coded decimal (BCD) with the S ₂ input [S ₂ is LOW (BCD); S ₂ is HIGH (binary)]. The remaining function-select input S ₁ , S ₀ select between addition, subtraction, and the basic logical operations (refer to Table I).											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TABLE I. F100181 Carry Output Equations											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	S ₃	S ₂	S ₁	S ₀				Out	puts		ahe	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						Internal	Signals	$\overline{C}_n + 4$	G	P	äc	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	L L	L L	L H	H L	$F_n = A Minus B Plus C_n (BCD)$ $F_n = B Minus A Plus C_n (BCD)$	$A_n \overline{B}_n$ $\overline{A}_n B_n$	$\begin{array}{c} A_n + \overline{B}_n \\ \overline{A}_n + B_n \end{array}$	$\overline{C}_n + 4$ $\overline{C}_n + 4$	G G	P P		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	L L	H H	L H	H L	$\begin{array}{l} F_n = A \mbox{ Plus B Plus } C_n \mbox{ (Binary)} \\ F_n = A \mbox{ Minus B Plus } C_n \mbox{ (Binary)} \\ F_n = B \mbox{ Minus A Plus } C_n \mbox{ (Binary)} \end{array}$	$A_n \overline{B}_n$ $\overline{A}_n B_n$	$\begin{array}{c} A_n + B_n \\ A_n + \overline{B}_n \\ \overline{A}_n + B_n \end{array}$	$\overline{C}_n + 4$ $\overline{C}_n + 4$	G G	P P		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	H H	L L	L H	H L	$ F_n = A_n \overline{B}_n + \overline{A}_n B_n \\ F_n = A_n + B_n $	A _n B _n A _n	$A_n + \overline{B}_n = \overline{B}_n$	$\overline{C}_n + 4$ $\overline{C}_n + 4$	G G _x	P P		
	Н	н	L		$F_n = \overline{B}_n$ $F_n = B_n$	L	- B _n	L				

AN-685

© 1995 National Semiconductor Corporation TL/F/10647 RRD-B30M75/Printed in U. S. A

APPLICATIONS

Logic symbol representations of the F100179 and F100181 are shown in *Figure 1* with propagation delay paths. The times shown are maximum values at nominal room temperature (25°C) and power supply voltage ($V_{EE} = -4.5V$) for a flatpak package. The propagation delays from the select inputs (F100181) are ignored since it is assumed that the mode of operation is set prior to application of the input word operands.




TABLE II. F100181 Carry Output Equations

$$\begin{split} \overline{P} &= \overline{P}_0 + \overline{P}_1 + \overline{P}_2 + \overline{P}_3 \\ \overline{G} &= \overline{G_3 + P_3 G_2 + P_3 P_2 P_1 + P_3 P_2 P_1 G_0} \\ \overline{C}_{n \ + \ 4} &= \overline{G} \bullet (\overline{P} + \overline{C}_n) \end{split}$$

Internal Equations for Carry-Lookahead

S₃

RIPPLE CARRY CALCULATION

Figure 2 shows the schematic for simple n-stage cascading, incorporating ripple carry. Regardless of the width of the adder, all stages have a sum and carry from the A, B inputs in 6.6 ns. However, this represents the true sum and carry for stage one. For each succeeding stage, the $\overline{C_n}$ -to- $\overline{C_{n+4}}$ and $\overline{C_n}$ -to- \overline{F} propagation delays must be considered. Therefore, for n-stages the total settling time for the function outputs during addition is:

 $t_{sum} = t_{[A, B, -to-F]} + (n-2) t_{[\overline{C_n} - to-\overline{C_n + 4}]} + t_{[\overline{C_n} - to-F]}$ A 32-bit wide adder requires eight stages (n = 8). The propagation time of the operand inputs (A, B) to the function outputs (F) of the first stage is 6.6 ns. The propagation time of the carry input (\overline{C_n}) to the function outputs of the last stage is 5.0 ns. Each middle stage has a propagation delay, $\overline{C_n}$ to the carry output ($\overline{C_n + 4}$), of 2.8 ns. The total settling time of the function outputs is then:

 $t_{sum} = 6.6 + (8-2)(2.8) + 5.0 = 28.4 \text{ ns}$


Figure 3 shows graphically the settling times of each of the eight stages.

FIGURE 1. F100179/F100181 Propagation Delays

TABLE III. F100179 Carry Output Equations

$$\begin{split} \overline{C}_{n\,+\,2} &= \ \overline{G}_1 \bullet (\overline{P}_1 \,+\, \overline{G}_0) \bullet (\overline{P}_1 \,+\, \overline{P}_0 \,+\, \overline{C}_n) \\ \overline{C}_{n\,+\,4} &= \ \overline{G}_3 \bullet (\overline{P}_3 \,+\, \overline{G}_2) \bullet (\overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{G}_1) \bullet (\overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{G}_0) \\ \bullet (\overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{P}_0 \,+\, \overline{C}_n) \\ \hline \overline{C}_{n\,+\,6} &= \ \overline{G}_5 \bullet (\overline{P}_5 \,+\, \overline{G}_4) \bullet (\overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{G}_3) \bullet (\overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{G}_0) \\ \bullet (\overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{G}_1) \bullet (\overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{G}_0) \\ \bullet (\overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{P}_0 \,+\, \overline{C}_n) \\ \hline \overline{C}_{n\,+\,8} &= \ \overline{G}_7 \bullet (\overline{P}_7 \,+\, \overline{G}_6) \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{G}_5) \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{P}_5 \,+\, \overline{G}_4) \\ \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{G}_3) \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{G}_2) \\ \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{G}_1) \\ \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{G}_0) \\ \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{G}_0) \\ \bullet (\overline{P}_7 \,+\, \overline{P}_6 \,+\, \overline{P}_5 \,+\, \overline{P}_4 \,+\, \overline{P}_3 \,+\, \overline{P}_2 \,+\, \overline{P}_1 \,+\, \overline{P}_0 \,+\, \overline{C}_n) \\ \end{array} \right.$$

2



1-LEVEL CARRY-LOOKAHEAD CALCULATION

Figure 4 shows a 16-bit adder using one level of carry-lookahead for every two ALU's. The reason for this arrangement is that the F100179 does not provide every $\overline{C_{n+x}}$, but instead provides $\overline{C_{n+2}}$, $\overline{C_{n+4}}$, $\overline{C_{n+6}}$, and $\overline{C_{n+8}}$. One F100179 is capable of providing carry-lookahead for 32 bits. The timing line diagram for the 16-bit ALU with one level of carry-lookahead is given in *Figure 5*. The equation which describes each 32-bit stage is given by:


 $t_{sum} = t_{[A,B-to-P,G]} + t_{[\overline{C_n}-to-F]}$

 $+ t_{[\overline{C_n}-to-\overline{C_{n+4}}]} + t_{[P,G-to-\overline{C_{n+2}}]}$


To expand this scheme past 32 bits (eight ALU's) requires that the adder be broken into 32-bit groups connected with ripple carries since group generate and propagate are not available from the F100179. Each 32-bit group past the first one adds one F100179 P, G-to- $\overline{C_{n+x}}$ time to establish the carry into the next 32-bit group. *Figure 6* shows this method of interconnection.


FAST 16-Bit 1-Level Carry-Lookahead

Another method for implementing a 16-bit adder with faster carry propagation is shown in *Figure 7*. In this example, the full capability of the F100179 is used by forcing carry propagation through the odd-order stages. The carry outputs, $\overline{C_{n+x}}$, are then used to supply the appropriate carry bit to succeeding stages. The equation describing the critical path becomes:



4









TWO-LEVEL CARRY-LOOKAHEAD CALCULATION

The word widths of 32 bits or more, a two-level carry-lookahead scheme like that shown in *Figure 9* is preferred. One of the two F100179's generates a carry for the even-numbered ALU's; the other generates a carry for the odd-numbered ALU's. The timing line diagram for this method is given in *Figure 10*. The equation describing the 32-bit summation is:

```
t_{sum} = t_{[A,B,-to-P,G]} + t_{[P,G-to-C_n + x]} + t_{[C_n-to-F]}
```

This scheme can be expanded past 32 bits as in the previous case by interconnecting 32 bit groups with ripple carries. Each 32-bit group past the first adds one $t_{P,G-to}.\overline{C}_{n+\chi]}$ delay to the total add time. Table IV summarizes the add times for all three schemes discussed in this application note.





TL/F/10647-10

FIGURE 10. Timing Line Diagram for 32-Bit ALU with 2-Level Carry-Lookahead

Bits	Stages	with Ripple Carry (ns)	with (1) F100179 (ns)	with (2) F100179 (ns)
8	2	11.6	n/a	n/a
16	4	17.2	14.7	11.9
32	8	28.4	14.7	11.9
64	16	50.8	17.4	14.6

TABLE IV. Summary of Add Times

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.