Extended Memory Support for HPC

National Semiconductor Application Note 577 Raja Gopalan January 1989



INTRODUCTION

HPC™ family of microcontrollers have maximum addressing capability of 64 kbytes directly by the CPU. If an application requires more than 64k of address space, then the HPC address space can be expanded in terms of banks of memory, using an I/O port to select the memory banks. For example one can use PORTB pins 8, 9, 13 and 14 to select up to 16 banks of memory (which the MOLE development system also supports currently for debugging purposes). Please refer to the application note AN-497 "Expanding the HPC Address Space" by Joe Cocovich for hardware details.

The current version of HPC software package (Compiler, Assembler and Linker) however, does not directly support more than 64k of address space. This is mainly due to the Linker, which currently can handle only 64k of address space.

This report describes a method to handle more than 64k of address space from a software point of view. In order to do this, the user has to do multiple linking of modules in different banks and resolve the inter-bank symbol references.

The rest of the report describes the following:

- 1. Compiler generated selections (of code and data).
- 2. Programming conventions for bank switching.
- 3. Switch function to support bank switching.
- 4. Linking for bank switching.

SECTIONS GENERATED BY THE COMPILER

The compiler generates sections of relocatable assembly code which can be positioned in absolute address using the Linker in two ways:

- 1. Using the /SECT directive.
- 2. Using the /RANGE directive.

The following are the sections generated by the compiler for a source file named "MODULE":

1. 2.	MODULE_code,rom8 MODULE_code,rom16	Code.
3. 4.	MODULE_ram8_bss,ram8 MODULE_ram16_bss,ram16	Data area for uninitialized static variables.
5. 6.	MODULE_ram8_data,ram8 MODULE_ram16_data,ram16	Data area for initialized static variables.
7.	MODULE_ram8_strdata,ram 8	Data area for string literals.
8. 9.	MODULE_ram16_init,rom8 MODULE_ram8_init,rom8	Initial value for static variables.
10.	MODULE_ram8,strinit,rom8	Initial values for string literals.
11. 12.	MODULE_base16_bss,base MODULE_base8_bss,base	Base page area for uninitialized static variables.
13. 14.	MODULE_base16_data,base MODULE_base8_data,base	Base page area for initialized static variables.
15. 16.	MODULE_base16_init,rom16 MODULE_base8_init,rom8	Initial values for Base page initialized variables.
17. 18.	MODULE_rom16_data,rom16 MODULE_rom8_data,rom8	Area for constant storage type.
19.	c_stack,ram16	Stack area in module containing main().
20.	_init_info_	for each module which has any static variables defined.

HPC™ is a trademark of National Semiconductor Corporation.

© 1995 National Semiconductor Corporation TL/DD10131

RRD-B30M105/Printed in U. S. A.

AN-57

PROGRAMMING CONVENTIONS TO BE USED FOR BANK SWITCHING

As far as the bank switching hardware is concerned, the HPC addressing space is divided into banks of memory. The Fixed Address space is referred to as shared bank and the switchable address space is called as switchable bank. Any mechanism for bank selection can be used, as long as the conventions mentioned below are strictly followed:

- 1. All static variables must be placed in the shared memory. Basepage must go in basepage (which is shared).
- 2. If string literals are not in ROM, they must be placed in the shared memory.
- Initialization values for static variables or string literals in RAM must be in the shared memory. This includes basepage initializers and __init__info__ sections.
- If string literals for a bank are in ROM, and are never used as an argument to an inter-bank function call, the literals for that bank can be in the switchable bank.
- 5. If constants for a bank are never used by passing their address as an argument to an inter-bank function call, the constants for that bank can be in the switchable bank.
- If the addresses of constants or string literals for a bank are used as arguments to an inter-bank function call, the constants or literals must be in the shared memory.
- 7. The stack must be in the shared memory.
- 8. Interrupt vectors must point to routines in the shared memory.
- 9. Only code and qualified ROM data can be placed in switchable banks.
- A call to a function placed in the shared memory is always direct.
- 11. A function call from one switchable bank to another switchable bank must use a switching routine in the shared memory. Such a call cannot pass arguments which are addresses of functions, constants, or string literals in the calling bank. All pointers passed must be to objects in the shared memory.
- 12. A function which returns a structure cannot be used in an inter-bank function call if the returned structure is in memory in the calling bank. If the returned structure is an argument to another function, has a member of it accessed, or is assigned to a static or local variable, it is legal. If it is placed into switchable memory, by assigning to what is pointed at by a pointer, the operation will fail for an inter-bank function call.
- 13. The START macro in CRTFIRST must initialize the bankswitching port as necessary, and select the bank containing main() if it is not in the shared memory.

FUNCTION IN ASSEMBLER TO HANDLE SWITCHING OF BANKS

When bank switching must occur, the stack is set up by the compiler generated code for a normal function call. Instead of calling the destination function directly, however, the inter-bank link for the destination is called, as a result of the special manipulations with the linker LNHPC. This routine must change banks and then transfer to the destination, and must receive the return from the destination function so as to switch back to the original caller. This must be done transparently—no registers may be modified, and the stack must appear the same.

Included is the code to support the actual switching of banks during inter-bank function calls. This code allows a routine in either the shared memory or one of the switchable banks to make an inter-bank call to a routine in another bank.

The inter-bank link for each destination is created by a macro, invoked for each required linkage. The inter-bank link is simply a subroutine call to a common switching routine, with in-line arguments giving the bank and address of the destination. The common switching routine does the necessary manipulation of the stack to execute the destination and receive the return. The excess information is saved off in a separate software stack; upon return this information is used to restore the situation as if a normal function call had occurred.

Since the inter-bank transfer is completely transparent, it is not limited to handling C function calls. Any subroutine call which does not pass pointers to objects in switchable banks, which does not have in-line arguments, which does not use the Carry bit as either input or return, and which does not use a Return And Skip instruction, can be used with an inter-bank function call. However, the macro generates names using the C convention; an additional form is available for assembly subroutine names.

Also available is a version which allows the bank switching stack to be in 8-bit memory. It differs only in a few places from the 16-bit stack version.

The normal arrangement calls for the common switching routine and all the inter-bank links to be in shared memory. However, order of execution in the bank switching code is such that the inter-bank links for each destination that a bank needs can be in the switchable memory, and only the common routine needs to be in shared memory.

The software stack used by the bank switching is designed to grow downward, in contrast to the hardware stack, which grows upward. This allows the software stack to be placed in the same memory area as the hardware stack, but above it, and the two stacks will share their memory.

LINKAGE PROCEDURE FOR BANK SWITCHING

The actual linking of a multibank program is a series of individual linkages. The result will be a load module representing each bank's code, plus that bank's contribution to the shared memory area. It is essential that command files be used as inputs to LNHPC because each module must be linked several times, and changes would be ruinous:

First, each bank's set of modules must be linked independently. The Map files from each bank's linkage will give the necessary information on:

- 1. Undefined references, both functions and data.
- 2. A list of library routines invoked to support the code.
- 3. The size of the __init__info__ section for the bank.
- 4. The size of the total code.
- 5. The entry for the functions defined in that bank.
- 6. The address of the variables defined in the bank (which is applicable for shared bank only).

This information should be checked and validated. The undefined data references must be only to data which will be in the shared memory. The undefined function references should be for the function calls defined in other banks. The library routines invoked may be reduced by library routines which will be in the shared memory to support code there, or can be placed in shared memory to use the shared version for several banks. The size of each bank's __init__info__ section will be used to make dummy sections for the initial shared memory linkage (see next step below). Finally, the total size of the code, allowing for library routines which will be in the shared memory, must fit in the bank.

Second, an initial linkage of the shared memory is done to determine the addresses of routines and data which will be in there. This requires certain routines to be assembled:

- The inter-bank switching routine and all the links needed for inter-bank function calls (their bank and address values are left out initially).
- 2. External references for any additional library routines to be forced into the shared memory.
- Dummy __init__info__ sections which are each as large as the corresponding bank's real __init__info__ section (or one dummy section as large as all the bank's sections combined).

The shared memory is then linked with all of these items included, and the Map file will give valid addresses of data, functions, and sections.

Third, the banks can be linked to produce actual modules. All entry points in the shared memory are now defined, and need to be provided to the linkages of each bank. Assembly files providing the definitions is the simplest way to go. One file can provide the addresses of all user functions, library routines, and data variables in the shared memory, from the Map of the shared memory. Individual files need to be made to provide the addresses of the inter-bank links, because the links for a bank cannot be given to that bank. Additionally, the next available addresses need to be figured for each memory area. This provides linkage and layout by creating the new names and values to resolve the undefined references in the linkage; the linker will do the work of substituting the link address for the undefined function address. Then each bank can be linked, with the addresses for memory areas given to the linker, and the additional files defining shared memory and the other banks inter-bank links being linked in. After each bank, the next available addresses must be updated. Note that the __init__info__ sections must be contiguous and in the exact space created by the dummy routines.

Finally, the shared memory can be linked to produce the actual module. The banks and addresses must be provided for each inter-bank link and that module reassembled. The external references for additional library routines remains the same, and the dummy section for __init__info__ are unchanged. The Map of this linkage must be checked against the Map of initial linkage and/or against all addresses fed to the bank switched modules.

EXAMPLE CODE DISTRIBUTION

The example is a skeleton for a realtime program which accumulates time data into tables, then processes those tables by regression fit into a table of coefficients. The system then monitors further events and uses the coefficient to predict behavior as it occurs. The following files are to be in a system with two banks, from 0x4000 to 0x7fff.

TABLES.H Data structure

MAIN.C	Main program, for shared bank
TABLES.C	Table accumulation and processing
MONITOR.C	Monitor external events and predict
ERRORS.C	Error routines
TIMERS.C	Timer initialization and interrupt service
UART.C	UART processing and interrupt service

CRTFIRST.ASM Modified to set up Port B for Bankswitching

CRTFIRST.INC <Standard module, unchanged> BANKSWIT.ASM <Standard module, unchanged> BANKLINK.INC Modified for inter-bank linkages

BANKDEFS.INC Macro definitions to simplify linkages

The distribution shown in Table I is intended as an initial starting point. The monitor and prediction code is very large, and fills the bank. The table processing code has room left so the error routines (which are seldom called) are fit in there. This bank has RAM in it, which is not known to the compiler but is managed by the program. Main is in shared memory because it is the major loop of the program. Timers and UART are in shared because they contain the Interrupt Service Routines.

Shared	Bank 0	Bank 1
Main	Tables	Monitor
Timers	Errors	Strings
UART	Strings	Constants
Crtfirst	Constants	
Statics	Table RAM	
Initialization		
Printf		
Stack		
Bank Stack		
Crtinit		
	•	

All statics will be in shared memory. Initialization data is in shared memory. The string literals are all in ROM, and will be in banks; since these are passed as arguments to printf(), printf() must either be in both banks or in shared memory in this case, to avoid duplication of memory usage and to save room in Bank 1. Constants are in banks, since inter-bank calls can be avoided when using constants and string literals. The stack and the bank stack are in the shared memory. The crtfirst routine is modified, and crtinit is with it in shared memory (although it may be possible to have crtinit in the bank selected by the START macro, this would require more manual linkage for the call in crtfirst).

LINKAGE PROCEDURE

Initial linker command files are:

SHARED_1.CMD BANKO_1.CMD BANK1_1.CMD describing memory as 0000-01ff shared: onchip RAM & I/0 0200-0fff shared: offchip RAM 1000-3fff shared: ROM 4000**-**7fff banks bank 0: 4000-5fff ROM 6000**-**7fff RAM, private bank 1: 4000-7fff ROM 8000-ffff shared: ROM

where the private RAM is not mentioned to the linker. The private RAM is defined to the compiler using constants; another alternative would have been to define an assembler module of the proper size allocating the space, and place it with the linker. This would require another piece of assembly code, but would limit the address information to the linker command files.

During the trial linkage Bank 0 links but contains printf(), which was desired to be in shared memory so it can be passed string literals; putchar() will also be there. This leaves only the variable live, which is just fine, will be placed in shared bank. The size of __init_info__ is 0x4136 to 0x4147 or 18 bytes (this information is best taken from the Section Table of the map). The code is not present; it is assumed to fit. For Bank 1, printf() will again be defined in shared; putchar() will not be referenced. The undefined for live, capture_table(), and error() are correct. The size of

__init__info__ is 0x409A to 0x409F or 6 bytes. The code is assumed to fit.

The initial linkage of the shared memory requires the creation of the linkage files. The linkages have to be put into BANKLINK.INC for all inter-bank entry points, including from shared to a bank. The sizes for the __init__info__ sections and the library access forcing requests are put in a file, using BANKDEFS.INC to make things easier. These are linked together, with the C stack and the switch stack in the offchip RAM, with the switch stack on top so that they can share the same memory. There are few inter-bank calls, so the SWITCH_STACK_DEPTH used is 10. Linking this finishes the initial sequence, and the values are now available for the real second attempt of linking whereby the actual modules will be created. Now the definitions to complete each bank are created. The module BANKDEFS.INC makes this easier. Each bank defines the linkages to entry points within that bank. The shared defines publics within the shared memory. (These values are best taken from the Symbol Table portion of the map.) Then the linker command files need to be modified (in the example new file names are used, but the user will probably not use new files, rather simply modify the existing files). The definition files needed for each bank will be added; these are the file for shared memory and for every other bank but this one. The No Output option is changed to giving a name for the object file, if desired, and the Ignore Errors is added because there is still no reset vector for a bank.

Finally, the memory addresses have to be determined from the shared load map and put into the command file (these values are best taken from the Memory Order Map, Memory Type Map, or the Section Table). The positioning of __init___ info__ is critical, the others can have gaps. A trial linkage shows where the linker places modules, and final adjustments are required to ensure such placements meet the requirements. Bank 0 requires only that the initialization data be moved to shared memory. The updated addresses from Bank 0 are used in Bank 1. Bank 1 is placed acceptably by the linker.

The final linkage of the shared memory can now be done. Address and bank information is added to the linkage list. The remaining parts don't change. This linkage must be checked against the first linkage of shared to be certain no addresses have changed. Finally, the addresses used in each bank or shared should be checked against other banks to check for overlaps, and the types of sections in each memory should be checked to make sure all conventions have been met.

If everything is correct, you have load modules for the system.

The code listed in this Application Note is available on Dial-A-Helper.

Dial-A-Helper is a service provided by the Microcontroller Applications Group. The Dial-A-Helper system provides access to an automated information storage and retrieval system that may be accessed over standard dial-up telephone lines 24 hours a day. The system capabilities include a MESSAGE SECTION (electronic mail) for communicating to and from the Microcontroller Applications Group and a FILE SECTION mode that can be used to search out and retrieve application data about NSC Microcontrollers. The minimum system requirement is a dumb terminal, 300 or 1200 baud modem, and a telephone. With a communications package and a PC, the code detailed in this Application Note can be downloaded from the FILE SECTION to disk for later use. The Dial-A-Helper telephone lines are:

Modem (408) 739-1162 Voice (408) 721-5582

For Additional Information, Please Contact Factory

4

Contents of Linker command file BANK0_1.CMD: /Echo /libfile=\hpc\library /Format=1m /Map=bank0__1.map /Table /Cr /Range=BASE=(0x0002:0x00BF) /Range=RAM16=(0x0200:0x0FFF,0x01C0:0x01FF,BASE) /Range=RAM8=RAM16 /Range=ROM16=(0x4000:0x5FFF,0x8000:0xFFCF,0x1000:0x3FFF) /Range=ROM8=ROM16 tables, errors /NoOutput TL/DD/10131-1 Contents of the Linker map file BANK0__1.MAP: NSC LNHPC, Version E2 (Nov 02 15:46 1987) 09-May-88 08:37 Reset Vector: 0000 -- Range Definitions --BASE 0002:00BF ROM16 4000:5FFF ROM16 8000:FFCF ROM16 1000:3FFF RAM16 0200:0FFF RAM16 01C0:01FF RAM16 BASE ROM8 ROM16 RAM8 RAM16 -- Memory Order Map --0200 0211 RAM16 4000 4508 ROM16 450A 4687 ROM16 4688 47BF R0M8 -- Memory Type Map --BASE [size = 0000] RAM16 0200 0211 [size = 0012] RAM8 [size = 0000] ROM16 4000 4508 450A 4687 [size = 0687] R0M8 4688 47BF [size = 0138] VECTOR [size = 0000] TL/DD/10131-2

```
-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
  0200 0211
  [size = 0012]
TOTAL ROM = ROM16 + ROM8 + VECTOR
  4000 4508
450A 4687
  4688 47BF
  [size = 07BF]
-- Section Table --
                                Section
start end
             attributes
                                  Module
0200 020D
             RAM16 WORD
                               TABLES_RAM16_BSS
0200 020D
                                tables
TABLES_CODE
4000 4135
             ROM16 WORD
                                tables
_INIT_INFO_
4000 4135
4136 4147
             ROM16 WORD
4136 413B
                                 tables
413C
      4147
                                  errors
020E 020F
             RAM16 WORD
                                ERRORS_RAM16_DATA
020E
0210
      020F
                                  errors
             RAM16 WORD
                                ERRORS_RAM16_BSS
      0211
0210 0211
                                  errors
                                ERRORS_CODE
             ROM16 WORD
4148
      41C3
4148
      41C3
                                  errors
                                ERRORS_RAM16_INIT
4688
      4689
              ROM8 WORD
4688
      4689
                                  errors
                                ERRORS_ROM8_STRDATA
468A
      4703
             ROM8 BYTE
468A
      4703
                                  errors
                                LIBI CODE
libi
             ROM16 WORD
41C4
      4508
      4508
41C4
                                LIBP_CODE
              ROM16 WORD
450A
      4687
450A
      4687
                                  libp
                                LIBRARY
4704 47BF
              ROM8 BYTE
4704
      47BF
                                  LIBIDVL
         Undefined External: _live
Address: 0096
Module: tables
Error:
         Undefined External: _putchar
Error:
          Address: 0044
          Module: errors
         Undefined External: _putchar
Error:
          Address: 004A
```

Error:	Module: libi Undefined External: _putch Address: 0086	ıar
Error:	Module: libi Undefined External: _putch Address: 0190	ıar
Error:	Module: 11D1 Undefined External: _putch Address: 028A	ıar
Error:	Undefined External: _putch Address: 02D9	ıar
Error:	Undefined External: _putch Address: 0337 Modulo: libi	ıar
Error:	Undefined External: _putch Address: 0027 Module: libn	ıar
Error:	Undefined External: _putch Address: 0057 Module: libn	ıar
Error:	Undefined External: _putch Address: 0146 Module: libn	nar
Error:	Undefined External: _putcl Address: 0175 Module: libp	ıar
Error:	No End Address has been spo	ecified
signed_c -LIB1	divide_32 4704 Nul IDVL	1 Rom8
signed_r - IB1	remainder_32 4708 Nul IDVL	1 ROM8
unsigned	d_divide_32 4739 Nul	1 ROM8
unsigned	d_remainder_32 . 473D Nul	1 ROM8
_LIBL _build_1	tables 404B Nul	1 ROM16
-tabl capture	les e table 404E Nul	1 ROM16
-tab	les e coefficients 40AB Nul	1 ROM16
		1 DOM16
_a_prini _libp	plibi	I KUMIO
_error	4148 Nul	1 ROM16
_fatal_e	error 416B Nul	1 ROM16
_initia	lize_table_memory 4000 Nul	1 ROM16
-tab _live	les **** Nul	1

tables _printf 41C4 Null ROM16 -libi errors errors -errors _s_printf 450A Null ROM16 -libp libi _u_printf 459A Null ROM16 -libp libi TL/DD/10131-5 Information obtained from BANKO__1.MAP are: The _INIT_INFO_ section size for BankO linkage is 18 bytes, ie from 0x4136 to 0x4147. 2) The entry address for functions obtained here as follows: Function Address 0x4000 initialize_table_memory 0x404b build_tables 0x404e capture_table compute_coefficients 0x40ab error 0x4136 fatal_error 0x4159 These addresses will be used by the ${\tt SWITCH_T0_FUNCTION}$ assembly macro calls in the file ${\tt BANKLINK.INC.}$ 3) The undefined external reference for the variable live is expected, which will be defined in the SHARED bank. The undefined function putchar will also be defined in the shared bank. TL/DD/10131-6

```
Contents of Linker command file BANK1_1.CMD:
/Echo
/libfile=\hpc\library
/Format=lm
/Map=bank1__1.map
/Table
/Cr
/Gamag=PASE=(0x0002:0x
/Cr
/Range=BASE=(0x0002:0x00BF)
/Range=RAM16=(0x0200:0x0FFF,0x01C0:0x01FF,BASE)
/Range=RAM8=RAM16
/Range=ROM16=(0x4000:0x7FFF,0x8000:0xFFCF,0x1000:0x3FFF)
/Range=ROM8=ROM16
monitor
/No0utput
```

```
Contents of the Linker map file BANK1__1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)
                                                                       09-May-88 08:37
Reset Vector: 0000
-- Range Definitions --
         0002:00BF
BASE
ROM16
        4000:7FFF
ROM16
        8000:FFCF
ROM16
         1000:3FFF
RAM16
        0200:0FFF
RAM16
         01C0:01FF
RAM16
         BASE
ROM16
RAM16
ROM8
RAM8
-- Memory Order Map --
0200 0201
4000 43E4
43E6 4563
4564 465F
              RAM16
             ROM16
              ROM16
              R0M8
-- Memory Type Map --
BASE
  [size = 0000]
RAM16
  0200 0201
[size = 0002]
RAM8
  [size = 0000]
ROM16
  4000 43E4
43E6 4563
  [size = 0563]
ROM8
  4564 465F
[size = 00FC]
VECTOR
  [size = 0000]
                                                                                             TL/DD/10131-8
```

```
-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
  0200 0201
  [size = 0002]
TOTAL ROM = ROM16 + ROM8 + VECTOR
  4000 43E4
43E6 4563
4564 465F
  [size = 065F]
-- Section Table --
               attributes
                                   Section
start end
                                     Module
               RAM16 WORD
                                   MONITOR_RAM16_BSS
0200 0201
      0201
                                   monitor
MONITOR_CODE
0200
               ROM16 WORD
4000
      4099
4000
      4099
                                   monitor
MONITOR_ROM8_STRDATA
               ROM8 BYTE
4564
      45A3
4564
      45A3
                                     monitor
                                    _INIT_INFO_
409A 409F
               ROM16 WORD
                                     monitor
409A
      409F
               ROM16 WORD
                                   LIBI CODE
      43E4
40A0
40A0 43E4
                                     libi
                                   LIBP_CODE
               ROM16 WORD
43E6 4563
                                     libp
43E6 4563
               ROM8 BYTE
                                   LIBRARY
45A4 465F
45A4 465F
                                      LIBIDVL
          Undefined External: _live
Address: 0002
Module: monitor
Error:
           Undefined External: _live
Error:
          Address: 0012
Module: monitor
Error:
           Undefined External: _live
          Address: 0026
Module: monitor
Undefined External: _capture_table
Error:
           Address: 0030
Module: monitor
           Undefined External: _error
Error:
           Address: 0091
Module: monitor
          Undefined External: _putchar
Address: 004A
Module: libi
Error:
```

Error:	Undefined Extern Address: 0086	nal: _putchar
Error:	Module: libi Undefined Extern Address: 0190	nal: _putchar
Error:	Module: 1101 Undefined Extern Address: 028A	nal: _putchar
Error:	Module: IIDI Undefined Extern Address: 02D9 Module: libi	nal: _putchar
Error:	Undefined Extern Address: 0337 Module: libi	nal: _putchar
Error:	Undefined Extern Address: 0027 Module: libp	nal: _putchar
Error:	Undefined Extern Address: 0057 Module: libp	nal: _putchar
Error:	Undefined Exter Address: 0146 Module: libp	nal: _putchar
Error:	Undefined Exter Address: 0175 Module: libp	nal: _putchar
Error:	No End Address	has been specified
signed	divide 32	45A4 Null ROM8
-LI	BIDVL	
signed - LT	_remainder_32	45A8 Null ROM8
unsign	ed_divide_32 .	45D9 Null ROM8
-LI unsign	BIDVL libp ed_remainder_32	45DD Null ROM8
-LI captu	BIDVL libp retable	**** Null
— mo	nitor	4000 N 11 DOM16
_compu _mo	te_prediction	4032 Null ROM16
_d_pri	ntf	4418 Null ROM16
_error	·	**** Null
mo live_		**** Null
mo monit	onitor cor	4000 Null ROM16
-mo print	nitor f	40A0 Null ROM16
-li	bi monitor	**** Null
	bi libp	

ç	nrintf 43E6 Null ROM16	
3	-libp libi	
u	-libp libi	
_va	lidate_calculation 4053 Null ROM16 -monitor	
Th	e informations derieved from this file are:	
1)	The INIT INFO section size for BankO linkage is 6 bytes.	
-,	ie, from $\overline{0}x409a$ to $0x409f$.	
2)	The entry address for functions obtained here as follows: Function Address	
	monitor 0x4000	
	These addresses will be used by the SWITCH_TO_FUNCTION assembly macro calls in the file BANKLINK.INC.	
3)	The undefined external reference for the variable live is expected, which will be defined in the SHARED bank. The undefined function putchar will also be defined in the shared bank. The undefined external references for functions defined in BankO and Shared will be taken care by proper link addresses during second pass of linkage.	
		TL/DD/10131

```
Contents of the Linker command file SHARED 1.CMD:
/Echo
/libfile=\hpc\library
/Table
/Cr
/Range=BASE=(0x0002:0x00BF)
/Range=RAM16=(0x0200:0x0FFF,0x01C0:0x01FF,BASE)
/Range=RAM8=RAM16
/Range=ROM16=(0x8000:0xFFCF,0x1000:0x3FFF)
/Range=ROM8=ROM16
/Sect=c_stack=0x0200:0x0FFF
/Sect=switch_stack=c_stack
main,
timers,
uart,
crtfirst,
bankswit, shared_1
/NoOutput
Note that we include the files BANKSWIT.ASM and SHARED_1.ASM. BANKSWIT.ASM includes BANKLINK.INC file in which we have made the
SWITCH to function macro calls for the inter bank function references.
SHARED_1.ASM contains the init_dummy macro call to create continuous
space for _INIT_INFO_ section in shared memory. Also it contains
the force_library macro call to force PUTCHAR and PRINTF in shared
address space.
                                                                                                                               TL/DD/10131-13
```

```
Contents of the Linker output file SHARED_1.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)
                                                                   09-May-88 08:37
Reset Vector: FFAF
-- Range Definitions --
BASE
        0002:00BF
ROM16
        8000:FFCF
ROM16
        1000:3FFF
RAM16
        0200:0FFF
RAM16
        01C0:01FF
RAM16
        BASE
R0M8
        ROM16
RAM8
        RAM16
-- Memory Order Map --
0002 0003
              BASE
              RAM16
0200 0ABF
8000 80A8
              ROM16
80AA 8118
              ROM16
811A 845E
              ROM16
8460 85DD
              ROM16
85DE 873C
              R0M8
FFAF
              ROM8
      FFBF
FFF4 FFF5
FFFA FFFB
              VECTOR
              VECTOR
FFFE FFFF
              VECTOR
-- Memory Type Map --
BASE
  0002 0003
  [size = 0002]
RAM16
  0200 0ABF
[size = 08C0]
RAM8
  [size = 0000]
ROM16
  8000 80A8
80AA 8118
811A 845E
8460 85DD
  [size = O5DB]
                                                                                        TL/DD/10131-14
```

VECTOR FFAF FFF5 FFF4 FFF5 FFF4 FFF5	70]		
FFFE FFFF [size = OO	06]		
Total Mem	ory Map		
TOTAL RAM = 0002 0003 0200 0ABF [size = 08	BASE + RAM16 + C2]	+ RAM8	
TOTAL ROM = 8000 80A8 80AA 8118 811A 845E 8460 85DE 85DE 8730 FFAF FFBF FFFA FFFE FFFA FFFE FFFE FFFF [size = 07	ROM16 + ROM8 +	+ VECTOR	
start end	attributes	Section Module	
0200 09FF	RAM16 WORD	C_STACK	
0200 09FF 0A00 0A27	RAM16 WORD	main SWITCH_STACK	
0A00 0A27 0A28 0A2D	RAM16 WORD	Bank_Switch MAIN_RAM16_DATA	
0A28 0A2D 0A2E 0A41	RAM16 WORD	main MAIN_RAM16_BSS	
0A2E 0A41 8000 8031	ROM16 WORD	main MAIN_CODE	
8000 8031 85DE 85E3	ROM8 WORD	main MAIN_RAM16_INIT	
85DE 85E3 8032 8061	ROM16 WORD	main _INIT_INFO	
			TL/DD/

8032 803E 8044 8044	803D 8043 8049 8061			n t E	nain timer: Bank_S SHARF	s Switch D 1
0A42	OABF	RAM16	WORD	TIN	MERS_	RAM16_BSS
0A42 8062	0ABF 80A8	ROM16	WORD	TIN	MERS_	S CODE
8062 80AA	80A8 8118	ROM16	WORD	ı NAU	timer RT_CO	s DE
80AA FFAF	8118 FFBF	ROM8	ABS	CR ⁻	uart TFIRS	т
FFAF	FFBF	DACE	HODD	SM.	crtfi	rst
0002	0003	DASE	WORD	- W.	Bank_	Switch
85E4 85E4	85E5 85E5	R0M8	BYTE	SW	ITCH_ Bank	INIT Switch
85E6	8659	R0M8	BYTE	SW	ITCH_ Bank	CODE Switch
865A	873C	ROM8	BYTE	LI	BRARY	
865A 8681	8680 873C				crtin LIBID	it VL
811A	845E	ROM16	WORD	LI	BI_CO	DE
811A 8460	845E 85DD	ROM16	WORD	LI	BP_CO	DE
8460	8500				Tiph	
				0654	N., 1 1	DOMO
1010	crtinit	memori cr	tfirst	OUDA	NUTI	KUNO
PROG	RAM_exi	t		FFBF	Null	ROM8
PROG	RAM_sta	rt.	 in	FFAF	Null	ROM8
STAC	K_end	· · ·	• • • •	0A00	Null	RAM16
STAC	K_start			0200	Nu11	RAM16
- sign	main ed_divi	de_32		8681	Null	ROM8
- sign	ed_rema	inder_	32	8685	Nu11	ROM8
- unsi	LIBIDVL gned_di	vide_3	2	86B6	Null	ROM8
- unsi	LIBIDVL	. li mainde	bp r 32 .	86BA	Null	R0M8
-	LIBIDVI	. li	bp	9558	Nu 1 1	POMR
_bu]	Bank_Sv	vitch		main		KUPID
_but	ton_set	rvice		8086	Null	ROM16
_ca]	libratir main	ng		0A2A	Byte	RAM16
car	bture_ta -Bank_Sv	able . witch		85F0	Null	ROM8

17

_coefficients -main _compute_coefficients _Bank_Switch _libp libi _error -Bank_Switch _fatal_error -Bank_Switch _initialize_inputs -timers main _initialize_cutputs . -uart main _initialize_table_memo -Bank_Switch _live	0A2E Byt main 85F5 Nul 8492 Nul 85FF Nul 8604 Nul 8062 Nul 80AA Nul ory 85E6 Nul main	 RAM16 ROM8 ROM16 ROM8 ROM16 ROM16 ROM16 ROM8 	
-main _compute_coefficients -Bank_Switch _d_printf	. 85F5 Nul main . 8492 Nul . 85FF Nul . 8604 Nul . 8062 Nul . 80AA Nul pry 85E6 Nul main 0042 But	 1 ROM8 1 ROM16 1 ROM8 1 ROM8 1 ROM16 1 ROM16 1 ROM16 1 ROM8 	
Bank_Switch 	85F5 Nul main 8492 Nul 85FF Nul 8604 Nul 8062 Nul 80AA Nul ory 85E6 Nul main	 ROM16 ROM8 ROM8 ROM16 ROM16 ROM8 	
	8492 Nul 85FF Nul 8604 Nul 8062 Nul 80AA Nul pry 85E6 Nul main 202 But	 ROM16 ROM8 ROM8 ROM16 ROM16 ROM8 	
error	85FF Nul 8604 Nul 8062 Nul 80AA Nul pry 85E6 Nul main	 ROM8 ROM8 ROM16 ROM16 ROM8 	
Bank_Switch _fatal_error -Bank_Switch _initialize_inputs -timers main _initialize_outputs . -uart main _initialize_table_memo -Bank_Switch _live -timers	8604 Nul 8062 Nul 80AA Nul ory 85E6 Nul main	1 ROM8 1 ROM16 1 ROM16 1 ROM8	
-Bank_Switch Bank_Switch timers main timers main initialize_outputs uart main initialize_table_memo Bank_Switch _live	8064 Nul 8062 Nul 80AA Nul pry 85E6 Nul main	1 ROM16 1 ROM16 1 ROM8	
initialize_inputs . _timers main _initialize_outputs . _uart main _initialize_table_memo _Bank_Switch _live _timers main	8062 Nul 80AA Nul pry 85E6 Nul main	1 ROM16 1 ROM16 1 ROM8	
_initialize_outputs _uart main _initialize_table_memo _Bank_Switch _live	80AA Nul ory 85E6 Nul main	1 ROM16 1 ROM8	
initialize_table_memo _Bank_Switch _live	ory 85E6 Nul main	1 ROM8	
-Bank_Switch _live	main 00/2 Pv+		
-timers	UM42 DYT	e RAM16	
	9000 Nu3	1 DOM16	
-main crtfirs	8000 Nu) st	I ROM16	
_monitor	85FA Nul	1 ROM8	
_operational	0A28 Byt	e RAM16	
-main predicting	0A2C Bvt	e RAM16	
-main			
printf	811A NUI 1	I ROM16	
_put_uart	. 810E Nul	1 ROM16	
_putchar	80AB Nu1	1 ROM16	
-uart libi sprintf	11bp 8460 Nul	1 ROM16	
-libp libi	9062 Nul		
-timers	8003 NUT	T KOMI6	
_u_printf	84FO Nul	1 ROM16	
Notice that there is er switchable bank being c as link addresses for t individually. Refer the	ntry for each called from o the respectiv e files share	function that is actully placed in ther banks. These entries are used e functions when linking the banks d.asm, bank0.asm and bank1.asm.	TI /DD/1013:
			12/20/1013

(Echo	
<pre>/libfile=\hpc\library</pre>	
/hormat=lm /Man=hank02_man	
Map-DankU2.map	
/cr	
/Range=BASE=(0x0004:0x00BF) /Range=RAM16=(0x0B00:0x0FFF,0x01C0:0x01FF,BASE) /Range=RAM8=RAM16 /Range=ROM16=(0x4000:0x5FFF,0x8740:0xFFAE,0x1000:0x3FFF)	
/Range=ROM8=ROM16 cables,	
mrors, shared, bank1 /Sect=_init_info_=0x804A:0x8061 /Sect=errors_ram16_init=0x8740	
'Output=bankU /Ignore	
Notice the ROM address is space defined as 0x4000:0x5fff for the BANKO space. In shared memory address range 0x8740:0xffae is available, which is obtained from shared_1.map. Also _init_info_ goes into the range 0x804a:0x8061 which was reserved by the init_dummy macro and the address is obtained from shared_1.map. Also the section errors_ram16_init goes to address 0x8740 ponwards. The link addresses for the functions and variables are specified in shared_asm and bank1.asm.	
	TL/DD/10

```
Contents of the Linker output file BANKO_2.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)
                                                                     09-May-88 08:38
Reset Vector: 0000
-- Range Definitions --
BASE
        0004:00BF
ROM16
        4000:5FFF
        8740:FFAE
ROM16
ROM16
RAM16
        1000:3FFF
        OB00:0FFF
RAM16
        01C0:01FF
RAM16
        BASE
        ROM16
ROM8
RAM8
        RAM16
-- Memory Order Map --
              RAM16
ROM16
0B00 0B11
400041B141B2422B804A805B87408741
              ROM8
              ROM16
              ROM8
-- Memory Type Map --
BASE
  [size = 0000]
RAM16
  0B00 0B11
  [size = 0012]
RAM8
  [size = 0000]
ROM16
  4000 41B1
804A 805B
  [size = 01C4]
ROM8
  41B2 422B
8740 8741
  [size = 007C]
VECTOR
  [size = 0000]
                                                                                         TL/DD/10131-19
```

```
-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
 0B00 0B11
 [size = 0012]
TOTAL ROM = ROM16 + ROM8 + VECTOR
 4000 41B1
41B2 422B
 804A 805B
 8740 8741
 [size = 0240]
-- Section Table --
             attributes
                              Section
start end
                                Module
                              _INIT_INFO_
804A 805B
             ROM16 WORD
                               tables
804A 804F
                                errors
     805B
8050
                              ERRORS_RAM16_INIT
             ROM8 WORD
8740
     8741
                              errors
TABLES_RAM16_BSS
8740
      8741
             RAM16 WORD
0B00
      OBOD
0B00
     OBOD
                                tables
4000
     4135
             ROM16 WORD
                              TABLES CODE
     4135
                                tables
4000
             RAM16 WORD
                              ERRORS_RAM16_DATA
OBOE
     OBOF
                              errors
ERRORS_RAM16_BSS
OBOE
      OBOF
             RAM16 WORD
0B10
     0B11
0B10
      0B11
                                errors
                              ERRORS_CODE
4136 41B1
             ROM16 WORD
4136 41B1
                                errors
             ROM8 BYTE
                              ERRORS ROM8 STRDATA
41B2 422B
41B2 422B
                                errors
Error: No End Address has been specified
 _build_tables . . . . 404B Null ROM16
   -tables
 _capture_table . . . . 404E Null ROM16
    -tables
 _coefficients . . . . OA2E Null
    -SHARED
 _compute_coefficients . 40AB Null ROM16
    -tables
```

_error	4136 Null ROM16	
_fatal_error	4159 Null ROM16	
_initialize_table_memory _tables	4000 Null ROM16	
_live	OA42 Null	
	85FC Null	
_printf	811A Null	
_putchar	80AB Null	
_quit	419E Null ROM16	
Notice that there is no un	defined external references errors.	101 01
Since the function Main is no	ot defined in this bank there is no reset vector address d	lefined
and hence the Linker gives th	ne 'no end address specified' error message, which can be	ignored.

/ECNO /libfile=\hpc\library		
/Format=1m		
/Map=bank12.map		
/Table /Cr		
/Range=BASE=(0x0004:0x00BF) /Range=RAM16=(0x0C00:0x0FFF, /Range=RAM8=RAM16	0x01C0:0x01FF,BASE)	
/Range=ROM16=(0x4000:0x7FFF, /Range=ROM8=ROM16 monitor	0x8742:0xFFAE,0x1000:0x3FFF)	
shared, bank0 /Sect=_init_info_=0x805C:0x8 /Output=bank1	3061	
/Ignore		
Notice theinit_infosecti This is basically the rest of Also the Link addresses for in the assembly files bankO. The shared address (ROM16 ar information from bankO1.ma	ion is placed in address space 0x805c to (of the space after BankO _init_info_ usage BANKO and SHARED are appropriately mentic .asm and shared.asm and they are also linf nd RAM16) space is properly updated with 4 ap.	0x8061. e. oned ked. the
_		TL/DD/1

```
Contents of the Linker output file BANK1___2.MAP:
NSC LNHPC, Version E2 (Nov 02 15:46 1987)
                                                                   09-May-88 08:38
Reset Vector: 0000
-- Range Definitions --
        0004:00BF
BASE
ROM16
       4000:7FFF
ROM16
       8742:FFAE
ROM16
        1000:3FFF
RAM16
       OCOO:OFFF
        01C0:01FF
BASE
ROM16
RAM16
RAM16
ROM8
RAM8
        RAM16
-- Memory Order Map --
0C00 0C01
             RAM16
4000 4099
             ROM16
ROM8
409A 40D9
805C 8061
             ROM16
-- Memory Type Map --
BASE
 [size = 0000]
RAM16
  0C00 0C01
  [size = 0002]
RAM8
  [size = 0000]
ROM16
  4000 4099
805C 8061
  [size = 00A0]
ROM8
  409A 40D9
  [size = 0040]
VECTOR
  [size = 0000]
                                                                                        TL/DD/10131-23
                                              24
```

```
-- Total Memory Map --
TOTAL RAM = BASE + RAM16 + RAM8
  0C00 0C01
  [size = 0002]
TOTAL ROM = ROM16 + ROM8 + VECTOR
4000 4099
409A 40D9
  805C 8061
  [size = 00E0]
-- Section Table --
                                   Section
             attributes
start end
                                     Module
                                   _INIT_INFO_
805C 8061
              ROM16 WORD
                                   monitor
MONITOR_RAM16_BSS
805C 8061
              RAM16 WORD
0C00 0C01
0C00 0C01
                                     monitor
               ROM16 WORD
                                   MONITOR CODE
4000 4099
                                     monitor
4000 4099
                                   MONITOR_ROM8_STRDATA
409A 40D9
               ROM8 BYTE
409A 40D9
                                     monitor
Error: No End Address has been specified
 _build_tables . . . . 85ED Null
    -BAÑKO
 capture_table . . . . 85F2 Null
-BANKO monitor
coefficients . . . . 0A2E Null
    -SHARED
 _compute_coefficients . 85F7 Null
-BANKO
  _compute_prediction . . 4032 Null ROM16
     -monitor
 error . . . . . . . . 8601 Null
-BANKO monitor
_fatal_error . . . . . 8606 Null
     -BANKO
  _initialize_table_memory 85E8 Null
 -BANKO
_live .....
-SHARED monitor
_monitor .....
-monitor
                                0A42 Null
                                4000 Null ROM16
```

```
_printf . . . . . . 811A Null
-SHARED monitor
_putchar . . . . . . 80AB Null
-SHARED
     _validate_calculation . 4053 Null ROM16
         -monitor
    Notice that there is no undefined external reference error messages.
                                                                                                          TL/DD/10131-25
Since the function Main is not defined in this bank there is no reset vector address defined
and hence the Linker gives the 'no end address specified' error message, which can be ignored.
    Contents of the Linker command file {\tt SHARED\_2.CMD} which is same as {\tt SHARED\_1.CMD}:
    /Echo
    /libfile=\hpc\library
/Format=lm
    /Map=shared_2.map
/Table
    /Cr
    /Range=BASE=(0x0002:0x00BF)
    /Range=RAM16=(0x0200:0x0FFF,0x01C0:0x01FF,BASE)
    /Range=RAM8=RAM16
/Range=ROM16=(0x8000:0xFFCF,0x1000:0x3FFF)
    /Range=ROM8=ROM16
/Sect=c_stack=0x0200:0x0FFF
    /Sect=switch_stack=c_stack
    main,
    timers,
    uart,
    crtfirst,
bankswit, shared_1
/Output=shared
                                                                                                   TL/DD/10131-26
```

Contents of the Linker output file ${\tt SHARED_2.MAP}$ which should be identical to ${\tt SHARED_1.MAP}$: NSC LNHPC, Version E2 (Nov 02 15:46 1987) 09-May-88 08:38 Reset Vector: FFAF -- Range Definitions --BASE 0002:00BF 8000:FFCF 1000:3FFF ROM16 ROM16 RAM16 0200:0FFF RAM16 01C0:01FF RAM16 BASE ROM8 ROM16 RAM16 RAM8 -- Memory Order Map --0002 0003 BASE 0200 0ABF RAM16 8000 80A8 ROM16 80AA 8118 ROM16 811A 845E ROM16 ROM16 ROM8 8460 85DD 85DE 873C FFAF FFBF R0M8 FFF4 FFF5 VECTOR FFFA FFFB VECTOR FFFE FFFF VECTOR -- Memory Type Map --BASE 0002 0003 [size = 0002] RAM16 0200 0ABF [size = 08C0] RAM8 [size = 0000] ROM16 8000 80A8 80AA 8118 811A 845E 8460 85DD [size = O5DB] TL/DD/10131-27

ROM8 85DE 873C FFAF FFBF [size = 01 VECTOR	70]		
FFF4 FFF5 FFFA FFFB FFFE FFFF [size = 00	06]		
Total Mem	ory Map		
TOTAL RAM = 0002 0003 0200 0ABF [size = 08	BASE + RAM16 + 	RAM8	
TOTAL ROM = 8000 80A8 80AA 8118 811A 845E 8460 85DD 85DE 873C FFAF FFBF FFF4 FFF5 FFFA FFFE FFFE FFFF [size = 07	ROM16 + ROM8 + 51]	VECTOR	
start end	attributes	Section Module	
0200 09FF	RAM16 WORD	C_STACK	
0200 09FF 0A00 0A27	RAM16 WORD	Main SWITCH_STACK	
0A00 0A27 0A28 0A2D	RAM16 WORD	Bank_Switch MAIN_RAM16_DATA	
0A28 0A2D 0A2E 0A41	RAM16 WORD	main MAIN RAM16 BSS	
0A2E 0A41 8000 8031	ROM16 WORD	main MAIN CODE	
8000 8031 85DE 85E3	ROM8 WORD	main MAIN_RAM16_INIT	
00PE 00E3		111 4 111	

8032 806 8032 803 803E 804 8044 804	1 ROM16 D 3 9	WORD	_INIT_I main timer Bank_	NFO_ s Switch
804A 806 0A42 0AB	1 F RAM16	WORD	SHARE 	D_1 RAM16_BSS
0A42 0AB 8062 80A	F 8 ROM16	WORD	timer 	s CODE
8062 80A 80AA 811	.8 8 ROM16	WORD	timer UART_CO	's IDE
80AA 811 FFAF FFB	8 F ROM8	ABS	uart CRTFIRS	т
FFAF FFB 0002 000	F 3 BASE	WORD	crtfi SWITCH_	rst POINTER
0002 000 85E4 85E	3 5 Rom8	BYTE	Bank_ SWITCH_	Switch INIT
85E4 85E 85E6 865	.5 9 Rom8	BYTE	Bank_ SWITCH_	Switch CODE
85E6 865 865A 873	9 IC ROM8	BYTE	Bank_ LIBRARY	Switch
865A 868 8681 873	10 1C		crtir LIBID	NU NU
811A 845 811A 845	E ROM16	WORD	LIBI_CC libi	IDE
8460 850	D ROM16	WORD	LIBP_CC	DE
initiali -crti	ze_memorio nit cr	es tfirst	865A Null	ROM8
PROGRAM	exit		FFBF Null	ROM8
PROGRAM	start .	 in	FFAF Null	ROM8
STACK_er	id	• • • •	0A00 Nu11	RAM16
STACK_st	art	 tfirst	0200 Null	RAM16
signed_c	livide_32	••••	8681 Null	ROM8
signed_r - IBI	remainder_	32	8685 Null	ROM8
unsigned - IBI	divide_3	2	86B6 Null	ROM8
unsigned -LIBI	remainde	r_32 .	86BA Null	ROM8
_build_t	ables .	••••	85EB Null main	ROM8
button	service		8086 Null	ROM16
_calibra	ating		0A2A Byte	RAM16
_capture	e_table .		85F0 Null	ROM8

	0A2E Byte	e RAM16
-111d 1 11		
compute coefficients .	85F5 Null	1 ROM8
-Bank Switch	main	
d printf	8492 Null	1 ROM16
-libp libi		
error	85FF Null	1 ROM8
-Bank Switch		
fatal_error	8604 Null	1 ROM8
-Bank_Switch		
_initialize_inputs	8062 Null	1 ROM16
-timers main		
_initialize_outputs	80AA Nu11	1 ROM16
-uart main		
_initialize_table_memory	85E6 Null	I RUM8
-Bank_Switch	main	- DAM1 C
_live	0A42 Byte	e KAMIO
-timers	0000 0011	L DOM16
_main	8000 NUT	I ROMTO
-main crtfirst	OFFA NULL	
_monitor	BOFA NULL	
-Bank_Switch	111a 171 0028 But	e RAM16
_operational	UMZO DYTE	C IVUITO
-main	0420 Byte	e PAM16
_predicting	UNLU DYL	C INSTLU
-main naintf	8114 Nul	1 ROM16
- $printi$	DIIA NUT	
-IIDI SHARED_I	810F Nul	1 ROM16
uart	0102 1141	
nutchar	80AB Nul	1 ROM16
-uart libi	libp	
s nrintf	8460 Nul	1 ROM16
-libp libi		
timer service	8063 Nul	1 ROM16
-timers	0450 1.1	1 POM16
-timers u printf	84FU NUT	I KOMIO
-timers _u_printf -libp libi	84FU NUI	T KOMIO
-timers _u_printf -libp libi	84FU NUT	
-timers _u_printf -libp libi	84FU NUT	
-timers _u_printf -libp libi	shared ban	k address space in the map files
-timers _u_printf -libp libi After final linkages the BANK0_2.MAP, BANK1_2.MA	shared ban P and SHAR	ik address space in the map files IED_2.MAP should be verified for
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	uk address space in the map files ED_2.MAP should be verified for
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	r Komio Rk address space in the map files KED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA To memory overlap.	shared ban P and SHAR	r Komio k address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA To memory overlap.	shared ban P and SHAR	r Komio Ik address space in the map files EED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the 3ANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	r Komio Rk address space in the map files RED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi \fter final linkages the }ANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	rkomid wk address space in the map files IED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	rkonio k address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	r Komio k address space in the map files ED_2.MAP should be verified for TL/DD/10131.
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	Shared ban P and SHAR	r Konio k address space in the map files ED_2.MAP should be verified for TL/DD/10131.
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA to memory overlap.	Shared ban P and SHAR	r Konio ik address space in the map files EED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the SANKO_2.MAP, BANK1_2.MA to memory overlap.	shared ban P and SHAR	r Konio k address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	rkonio k address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	Shared ban P and SHAR	ik address space in the map files ED_2.MAP should be verified for TL/DD/10131.
-timers _u_printf -libp libi After final linkages the SANKO_2.MAP, BANK1_2.MA to memory overlap.	Shared ban P and SHAR	ik address space in the map files IED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi Mfter final linkages the MAKO_2.MAP, BANK1_2.MA o memory overlap.	shared ban P and SHAR	r KOMIO Kk address space in the map files KED_2.MAP should be verified for TL/DD/10131
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA to memory overlap.	shared ban P and SHAR	ik address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	ik address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	Shared ban P and SHAR	ik address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi Mfter final linkages the MAKO_2.MAP, BANK1_2.MA o memory overlap.	Shared ban P and SHAR	rk address space in the map files IED_2.MAP should be verified for TL/DD/10131.
-timers _u_printf -libp libi Mfter final linkages the SANKO_2.MAP, BANK1_2.MA to memory overlap.	shared ban P and SHAR	ik address space in the map files ED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the 3ANKO_2.MAP, BANK1_2.MA no memory overlap.	shared ban P and SHAR	ik address space in the map files HED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the BANKO_2.MAP, BANK1_2.MA no memory overlap.	Shared ban P and SHAR	ik address space in the map files KED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi After final linkages the 3ANKO_2.MAP, BANK1_2.MA no memory overlap.	Shared ban P and SHAR	rk address space in the map files IED_2.MAP should be verified for TL/DD/10131-
-timers _u_printf -libp libi Mfter final linkages the MANKO_2.MAP, BANK1_2.MA to memory overlap.	shared ban P and SHAR	ik address space in the map files iED_2.MAP should be verified for TL/DD/10131-

*********** ; * ; * * National Semiconductor MicroController Group ; * * ; ; ; ; ;Copyright (c) 1987, National Semiconductor, Santa Clara Ca 95051 ;Code origin .sect crtfirst,rom8,abs=0xffaf ;output pins for upper Port B ;select bank O 0x00f3.b,#0xff 0x00e3.b,#0x00 ld ld jр . .incld crtfirst.inc PROGRAM_start .end TL/DD/10131-31

```
; SHARED_1.ASM - Bank switch support function
; To force library functions onto shared bank and to
; allocate continuous space for _init_info_ section on the
; shared bank.
.incld bankdefs.inc
force_library printf
init_dummy
                    18, 6
.end
; \ensuremath{\mathsf{BANK0.ASM}} - Link address for functions actually defined
; in bankO
.incld bankdefs.inc
link_address
link_address
                    initialize_table_memory, 0x85e8
                   build_tables, 0x85ed
capture_table, 0x85f2
compute_coefficients, 0x85f7
error, 0x8601
fatal_error, 0x8606
link_address
link_address
link_address
link_address
.end
; BANK1.ASM - Link address for the function actually defined
; in bank1.
.incld bankdefs.inc
link_address monitor, 0x85fc
.end
; SHARED.ASM - Link address for the functions and variables ; defined in shared address space.
.incld bankdefs.inc
link_address
link_address
                    printf, 0x811a
putchar, 0x80ab
live, 0x0a42
link_address
link_address
                    coefficients, 0x0a2e
.end
```

```
.title crtfirst, 'C Run Time Initialization'
                                                    .
******
        *
                                                                 *
        *
                National Semiconductor MicroController Group
        *
                                                                 *
                                                                 *
        *
                HPC C Compiler Support and Library Routines
        *
                CRTFIRST.INC - C Run Time Initialization
                                                                 *
                                                                 *
        *
        ;Copyright (c) 1987, National Semiconductor, Santa Clara Ca 95051
;Edit History
; 12/15/86 DKL
                Create from CCHPC startup output
 2/6/87 DKL
                Convert to new Assembler Syntax
 2/9/87 DKL
                Seperate out Tunable Code
 3/4/87 RPG
                Modify to suit new compiler
                Changes to DKL arrangement, initialize memory
 3/10/87 DKL
 3/20/87 DKL
                Stack out, efficient list order in
 5/6/87 DKL
                Make this the included, not includer, file
 7/27/87 DKL
                Move Initialization of RAM to separate subroutine
        .public PROGRAM_start, PROGRAM_exit
        .extrn __main
     .ifndef memories_8bit
        .extrn initialize_memories
     .else
        .extrn initialize memories 8bit
     .endif
        .extrn STACK_start
        .form
;This routine provides the standard C RunTime Routine for starting a
; compiled and linked program. It initializes the stack pointer and
;RAM memories, and enters the compiler generated code in function
;"main()" with no arguments.
;Four macros are used to allow the end user to have control of the start
;process at key moments, before the C code begins execution. The macros ;used are ORIGIN, START, READY, and HALT, in the following fashion:
        ORIGIN
;PROGRAM_start:
                sp,<stack>
        Īd
        START
        isrl
                initialize_memories
        READY
                _main
        jsrl
;PROGRAM_exit:
        HALT
;Code size is tested to ensure that the code does not overwrite any
;dedicated addresses (e.g., subroutine jump table), and optionally to
                                                                                   TL/DD/10131-32
```

```
;ensure that no space is wasted between the end and the dedicated area.
The dedicated address is defined as ADDRESS_limit, and the check for
;waste space is controlled by ORIGIN_check being non-zero. Either of
;these may be redefined by the user in the ORIGIN macro.
;ORIGIN macro
;Must declare the section and set the absolute origin for the startup
;code. Code must end before any dedicated addresses (ADDRESS_limit),
and should not waste any space. If any of the other macros here are
;lengthened, this must be adjusted. Might optionally redefine values
;of ADDRESS_limit or ORIGIN_check.
;START macro
;Code to execute after the stack pointer is initialized, and before the
memories are initialized. Must enable the appropriate configuration
options for the chip, so that memories can be accessed. Since all
memories can be accessed, the list of RAM memories can be accessed
where ever it may be.
;READY macro
Code to execute after memory is initialized, but before the C code is
;entered.
;HALT macro
Code to execute when the C code terminates.
;Limit address of code for this routine (first dedicated address)
;Whether to check that the origin provided is exactly correct
         .form
;C RunTime Initialization Startup Code
         ORIGIN ;declares absolute section and defines address
PROGRAM_start:
         ld
                  sp,#STACK_start
                                             ;Initialize stack
         START
                                             ;User code option
 .ifndef memories 8bit
                  initialize memories
         jsrl
 .else
                  initialize_memories_8bit
         jsrl
 .endif
         READY
         jsrl
                  _main
PROGRAM exit:
         HALT
origin= ADDRESS_limit - . + PROGRAM_start
 .if . > ADDRESS limit ______.
.ERROR 'Startup Routine overlaps Subroutine Jump Table'
 .else
                                                                                           TL/DD/10131-33
.if . < ADDRESS_limit & ORIGIN_check
.ERROR 'Startup Routine not contiguous to Subroutine Jump Table'
 .endif
.endif
                                                                                           TI /DD/10131-34
```

****** : * * * National Semiconductor MicroController Group * * * ;Copyright (c) 1988, National Semiconductor, Santa Clara Ca 95051 ;Edit History ; 3/10/88 DKL Create for Memo/Apps note 3/15/88 DKL Add direct support for C function names, assembler special ;This is the main switching function to allow inter-bank function calls ;transparent to the compiler and assembler. ;Requires compilation with the value SWITCH_STACK_DEPTH defined, for the ;number of levels of inter-bank function call nesting to be allowed. The ;value should take into account any interrupt nesting from any interrupt ;service routines which may switch banks. ;Is called with stack as SP ----> Next free location SP-2 ---> Intermediate Switch Function Return Address SP-4 ---> Destination's Return Address SP-6 ---> Destination's Argument 1 Destination's Argument Space old sp -> Destination's Argument n Caller's Local Variable Space . . . FP ----> Caller's First Local Variable FP-2 ---> Caller's Parent's Frame Pointer FP-4 ---> Caller's Return Address FP-6 ---> Caller's Argument 1 Caller's Argument Space ; and must call Destination Function with stack in same form, but the Destination's Return Address must cause return to the switcher function. ;An additional stack is necessary to store the additional information so ;the main stack is not polluted. This also requires an additional stack ;pointer. .form .macro switch_to function, bank, address .public__function __function: function_call_switcher jsr .if @ > 1 .byte low(address) high(address) .byte .byte bank TL/DD/10131-35

.else ;temporary place holders .byte 0,0,0 .endif ;switch_to .endm .macro switch_assembly function, bank, address .public function function: function_call_switcher jsr .if @ > 1 .byte low(address) .byte high(address) bank .byte .else ;temporary place holders 0,0,0 .byte .endif ;switch_assembly .endm .form ;Bank Switching Control Port bank_switch_port= 0x00e3:b ;must not touch low byte of Port B ;Values for Bank Switching Control Port = 0x00bank0 = 0x01bank1 bank2 = 0x02bank3 = 0x03bank4 = 0x20 bank5 = 0x21 bank6 = 0x22 bank7 = 0x23 = 0x40 bank8 bank9 = 0x41 bank10 = 0x42 bank11 = 0x43bank12 = 0x60bank13 = 0x61 bank14 = 0x62 bank15 = 0x63;Switch stack switch_stack, ram16, rel SWITCH_STACK_DEPTH * 2 .sect .dsw growth = 4.endsect ;Switch stack pointer .sect switch_pointer, base, rel switch stack pointer: .dsw 1 .endsect ;Initialization value for switch stack pointer .sect switch_init, rom8, rel .byte low(e_sect(switch_stack)) .byte high(e_sect(switch_stack))

```
.endsect
;Initialization control for switch stack pointer
                 init_info_, rom16, rel
b_sect(switch_pointer)
        .sect
        .word
                e_sect(switch_pointer) -1
b_sect(switch_init)
        .word
        .word
        .endsect
        .sect
                 switch_code, rom8, rel
;Linkages
        .incld banklink.inc
;Switch from caller's bank to destination bank, transparently
;All registers must be preserved
function_call_switcher:
        push
                 a
                                   ;free up registers
        push
                 х
                 switch_stack_pointer,#-growth ;get switch stack room
        add
        1d
                 x,switch_stack_pointer
        1d
                 a, bank_switch_port ;put caller bank on switch stack
                 a,[x+].w
        х
                 a,-8[sp].w
a,[x+].w
                                   ;put caller return on switch stack
        1d
        х
                                   ;access destination information
        1d
                 a,-6[sp].w
        st
                 a,x
        1d
                 a,[x+].b
                                   ;get destination address onto stack
                 a,-6[sp].b
        st
                                   ;(as bytes because no alignment)
        1d
                 a,[x+].b
                 a,-5[sp].b
        st
                                   ;put destination bank in port
        1d
                 a,[x+].b
                 a,bank_switch_port
        st
                 a,#function_call_returner ;put switcher return on stack
        1d
        st
                 a,-8[sp].w
        рор
                 х
                 a
        pop
                                   ;transfer to destination in new bank
        ret
Return to caller's bank from destination bank, transparently
;All registers must be preserved
function_call_returner:
        push
                 a
                                   ;space for return address
        push
                                   ;free up register
                 а
                 a,[switch_stack_pointer].w ;restore caller bank
         Ìd
                 a, [switch_stack_pointer].w ;restore caller return
a,2[switch_stack_pointer].w ;restore caller return
        st
         1d
        st
                 a,-4[sp].w
         add
                 switch_stack_pointer,#growth ;give up switch stack room
        pop
                 a
         ret
                                   ;return to caller in original bank
;
         .endsect
         .end
                                                                                          TL/DD/10131-37
```

; * * National Semiconductor MicroController Group * * * * Definitions of Inter-Bank Function Call Links ;For every inter-bank link required, enter a defining line switch_to function, bank<n>, address where the function name is the name of the destination function, ; bank(n> is the name of the bank number (bank0, bank1, ...), and ; the address is a numeric constant for the address of the actual ;destination function code in its bank. ;Assembly language functions can be linked using switch_assembly function, bank<n>, address ;instead. initialize_table_memory, bank0, 0x4000 build_tables, bank0, 0x404b capture_table, bank0, 0x404e compute_coefficients, bank0, 0x40ab monitor, bank1, 0x4000 switch_to switch_to switch_to switch_to switch_to switch_to switch_to error, bank0, 0x4136 fatal_error, bank0, 0x4159

TL/DD/10131-38

38

; * * * National Semiconductor MicroController Group * * * * ;For every inter-bank link into a module, substitute definitions ;are needed using the values of the inter-bank link in shared ;memory. These macros make it easier. link_address function, address link_assembly function, address where function is the name of the linked function and address is the ;address of the link code in the shared bank. .macro link_address fu .public _function function, address _____function = address _.endm .macro link_assembly function, address .public function function = address .endm ;For forcing a library routine to be linked, even though not accessed. force_library routine, routine, routine, ... force_assembly routine, routine, routine, ... ;Multiple lines may be used. .macro force_library list .set $count, \overline{0}$.do @ .set \$count, \$count + 1 .extrn _^@\$count .enddo .endm ;force_library .macro force_assembly list
.set \$count, 0 .do @ .set \$count, \$count + 1 .extrn @\$count .enddo .endm ;force_assembly ;To create the dummy place holders for the initialization information ;sections. TL/DD/10131-39 init_dummy size, size, size, ... ;Multiple lines may be used. .macro init_dummy list .sect _init_info_, rom16, rel .set \$count, 0 .do @ .set \$count, \$count + 1 .dsb .enddo @\$count .endsect .endm ;init_dummy TL/DD/10131-40

```
/*
                            Placed in BankO.
         tables.c
*/
#include "tables.h"
extern int coefficients[10];
extern struct table_entry live;
                                (* ((struct table_entry *) 0x6000))
(* ((struct table_entry *) 0x8000))
#define table_memory
#define table_memory_end
static int table_entries, table_values;
static struct table_entry * first_table;
/* this initializes special RAM memory in the bank for tables */
NOLOCAL
initialize_table_memory()
{
     static struct table_entry * p;
     /* initialize memory as an array of structure */
    for( p = &table_memory_end;
 p < &table_memory_end;
 p++, table_entries++ )
     {
         p->spins = 0;
         p->rolls = 0;
         p->result = 0;
     }
/* record initial state */
first_table = &table_memory;
    the values = 0;
     table_values = 0;
}
/* builds a series of table entries in the RAM memory from inputs */
NOLOCAL
build_tables()
{
     /*
     decide when table is ready
     */
     capture_table();
}
NOLOCAL
capture_table()
{
     static struct table_entry * next;
     if( table_values < table_entries )
```

```
{
         /* table not full, locate next and add one */
next = first_table + table_values;
    }
    else
    {
         /* table full, advance one as ring */
next = first_table;
if( ++first_table >= &table_memory_end )
         {
              first_table = &table_memory;
         }
    }
    *next = live;
}
/* data reduction on table */
NOLOCAL
compute_coefficients()
{
    static int i;
    static struct table_entry * p;
    for( i = 0, p = first_table; i < table_values; i++ )</pre>
     {
         /*
         . . .
         code to do data reduction on available data
         ····
*/
              recursive_spin_reduction(p, 0);
         if( ++p >= &table_memory_end )
         {
              p = &table_memory;
         }
    }
}
/* reduction on each entry */
static
recursive_spin_reduction(entry, item)
struct table_entry * entry;
int item;
{
     /* ... */
if( item < entry->spins )
     {
          recursive_spin_reduction(entry, item + 1);
         /* ... */
     }
/* ... */
}
```

41

```
/*
                         Placed in BankO.
         errors.c
*/
static int error_count = 0;
NOLOCAL
error(code)
int code;
{
    printf("Error number %i - continuing\n", code);
error_count++;
}
NOLOCAL
fatal_error(code)
int code;
{
    static int i;
    for( i = 0; i < 15; i++ )
    {
         putchar(0x07);
    }
    printf("\n\nFATAL ERROR number %i - ABORTING PROCESSING\n\n",
    code);
quit();
}
NOLOCAL
quit()
{
    printf("Program terminated. %i recoverable errors\n",
         error_count);
}
                                                                                          TL/DD/10131-44
```

```
/*
        monitor.c
                        Placed in Bank1.
*/
#include "tables.h"
extern struct table_entry live;
NOLOCAL
monitor()
{
    static int predictable;
    /*
    . . .
    system monitoring
    ····
*/
   {
        compute_prediction();
    }
    validate_calculation();
capture_table();
}
compute_prediction()
{
    int i;
    /*
    complex calculations to give a SWAG
    */
    printf("Prediction: %i\n", i);
}
validate_calculation()
{
    int i, j, k;
    /*
    match latest result to what we would predict
    */
    printf("Final prediction: %i, actual: %i, accuracy: %i\n", i, j, k); if( k\,<\,10 )
    {
        error(1);
    }
}
                                                                                    TL/DD/10131-45
```

AN-577

```
/*
                                              Placed in Shared.
                  main.c
                  This is the main program for the example.
    */
     /*operational mode flags */
     int operational = 1,
           calibrating = 1,
           predicting = 0;
     /* controlling coefficient array */
     int coefficients[10];
    main()
     Ł
            initialize_inputs();
           initialize_outputs();
initialize_table_memory();
while( operational )
            {
                   while( calibrating )
                   {
                          build_tables();
                   }
                   compute_coefficients();
                   while( predicting )
                   ł
                          monitor();
                   }
            }
     3
                                                                                                                                TL/DD/10131-46
                                                                                                                                               Lit. # 100577
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
                                                                                  2. A critical component is any component of a life
    systems which, (a) are intended for surgical implant
                                                                                       support device or system whose failure to perform can
    into the body, or (b) support or sustain life, and whose
                                                                                       be reasonably expected to cause the failure of the life
    failure to perform, when properly used in accordance
                                                                                       support device or system, or to affect its safety or
    with instructions for use provided in the labeling, can
                                                                                       effectiveness.
    be reasonably expected to result in a significant injury
    to the user.
        National Semiconductor
                                               National Semiconductor
                                                                                                 National Semiconductor
                                                                                                                                          National Semiconductor
        National Semiconducto
Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018
                                                                                                 Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
                                                                                                                                          Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408
N
                                               Europe
                                                        Fax: (+49) 0-180-530 85 86

        Fax:
        (+ 49)
        0.180-530
        65
        66

        Email:
        chyage@tevm2.nsc.com

        Deutsch
        Tel:
        (+ 49)
        0.180-530
        85
        85

        English
        Tel:
        (+ 49)
        0.180-532
        78
        32

        Français
        Tel:
        (+ 49)
        0.180-532
        78
        32

        Italiano
        Tel:
        (+ 49)
        0.180-534
        16
        80

                                                                                                  Tsimshatsui, Kowloon
                                                                                                 Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960
```

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.